Hardware
/
VexRiscv
mirror of https://github.com/SpinalHDL/VexRiscv.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Look like precise fence.i isn't required in practice

This commit is contained in:
Charles Papon 2019-04-05 18:08:25 +02:00
parent 446e9625af
commit f5d4e745c7
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
src/main/scala/vexriscv/demo/Linux.scala
View File

@ -233,7 +233,7 @@ object LinuxGen {
new BranchPlugin( new BranchPlugin(
earlyBranch = false, earlyBranch = false,
catchAddressMisaligned = true, catchAddressMisaligned = true,
fenceiGenAsAJump = true fenceiGenAsAJump = false
), ),
new YamlPlugin("cpu0.yaml") new YamlPlugin("cpu0.yaml")
) )