Hardware
/
VexRiscv
mirror of https://github.com/SpinalHDL/VexRiscv.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

cleaning

This commit is contained in:
Charles Papon 2019-04-04 12:59:08 +02:00
parent de1c9c6fea
commit f8b438d9dc
2 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
src/main/scala/vexriscv/demo/Linux.scala
View File

@ -131,7 +131,7 @@ object LinuxGen {
twoCycleCache = true twoCycleCache = true
// ) // )
), ),
memoryTranslatorPortConfig = MmuPortConfig( memoryTranslatorPortConfig = withMmu generate MmuPortConfig(
portTlbSize = 4 portTlbSize = 4
) )
), ),

2
src/main/scala/vexriscv/plugin/DBusSimplePlugin.scala
View File

@ -280,7 +280,7 @@ class DBusSimplePlugin(catchAddressMisaligned : Boolean = false,
MEMORY_ATOMIC -> True MEMORY_ATOMIC -> True
) )
) )
//TODO probably the cached implemention of SC is bugy (address calculation)
decoderService.add( decoderService.add(
key = SC, key = SC,
values = storeActions.filter(_._1 != SRC2_CTRL) ++ Seq( values = storeActions.filter(_._1 != SRC2_CTRL) ++ Seq(