Hardware
/
VexRiscv
mirror of https://github.com/SpinalHDL/VexRiscv.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Merge pull request #427 from kivikakk/dbus-wishbone-read-size 

DBusSimplePlugin: don't force SEL to 1111 on read.
This commit is contained in:
Dolu1990 2024-09-06 11:00:10 +02:00 committed by GitHub
parent 0af9894e69 545b8c3770
commit fd2d784298
No known key found for this signature in database
GPG Key ID: B5690EEEBB952194
1 changed files with 0 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
src/main/scala/vexriscv/plugin/DBusSimplePlugin.scala
View File

@ -194,9 +194,6 @@ case class DBusSimpleBus(bigEndian : Boolean = false) extends Bundle with IMaste
bus.CTI :=B"000" bus.CTI :=B"000"
bus.BTE := "00" bus.BTE := "00"
bus.SEL := genMask(cmdStage).resized bus.SEL := genMask(cmdStage).resized
when(!cmdStage.wr) {
bus.SEL := "1111"
}
bus.WE := cmdStage.wr bus.WE := cmdStage.wr
bus.DAT_MOSI := cmdStage.data bus.DAT_MOSI := cmdStage.data