Hardware
/
VexRiscv
mirror of https://github.com/SpinalHDL/VexRiscv.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

typo

This commit is contained in:
Charles Papon 2020-03-03 10:55:59 +01:00
parent 54581f6d9e
commit fd37962a58
1 changed files with 3 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
doc/smp/smp.md
View File

@ -52,6 +52,8 @@ Composed of 2 stream :
### Probe bus
Composed of 2 stream :
| Name | Direction | Description |
|----------|-----------|----------|
| probeCmd | M <- S | Used for cache management |
@ -98,7 +100,7 @@ Emitted on the readAck channel (master -> slave), it carry no information, just
| Name | From command | Description |
|--------------|---------------|----------|
| readSuccess | * | - |
| readSuccess | * | - |
### Write commands