Hardware
/
VexRiscv
mirror of https://github.com/SpinalHDL/VexRiscv.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Fix DebugPlugin step

This commit is contained in:
Dolu1990 2020-03-03 18:27:53 +01:00
parent 12463e40a4
commit ff5cfc0dde
1 changed files with 0 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
src/main/scala/vexriscv/plugin/DebugPlugin.scala
View File

@ -217,8 +217,6 @@ class DebugPlugin(val debugClockDomain : ClockDomain, hardwareBreakpointCount :
//Assume nothing will stop the CPU in the decode stage //Assume nothing will stop the CPU in the decode stage
when(decode.arbitration.isValid) { when(decode.arbitration.isValid) {
haltIt := True haltIt := True
}
when(execute.arbitration.isValid) {
decode.arbitration.flushNext := True decode.arbitration.flushNext := True
} }
} }