Hardware
/
VexRiscv
mirror of https://github.com/SpinalHDL/VexRiscv.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
VexRiscv/src
History
Dolu1990 0313f84419 Fix RISCV debug step 2022-10-20 10:36:30 +02:00
..
main Fix RISCV debug step 2022-10-20 10:36:30 +02:00
test Add official RISC-V debug support (WIP, but can already load / step / run code via openocd telnet) 2022-10-19 12:36:45 +02:00