Hardware
/
VexRiscv
mirror of https://github.com/SpinalHDL/VexRiscv.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
VexRiscv/scripts/Murax/arty_a7/vivado_params.tcl

6 lines
131 B
Tcl
Raw Blame History

set outputdir ./vivado_project
set part "xc7a35ticsg324-1L"
set base ".."
set projectName "fpga"
set topv "$base/../../../Murax.v"
Reference in New Issue View Git Blame Copy Permalink