mirror of
https://github.com/SpinalHDL/VexRiscv.git
synced 2025-01-03 03:43:39 -05:00
5b8febb977
This reverts commit c01c256757.
Fix dBusCachedPlugin relaxedMemoryTranslationRegister when mmu translation is done in the execute stage
10 lines
414 B
Tcl
10 lines
414 B
Tcl
open_hw
|
|
connect_hw_server
|
|
open_hw_target
|
|
current_hw_device [get_hw_devices xc7a35t_0]
|
|
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
|
|
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
|
|
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
|
|
set_property PROGRAM.FILE {latest.bit} [get_hw_devices xc7a35t_0]
|
|
program_hw_devices [get_hw_devices xc7a35t_0]
|
|
disconnect_hw_server
|