Dolu1990 685c914227 Add i$ reduceBankWidth to take advantage of multi way by remaping the data location to reduce on chip ram data width		2020-05-12 23:59:38 +02:00
..
cpp	Fix machineCsr test	2020-05-12 23:55:47 +02:00
python	Got buildroot login, userspace, commands working	2019-03-31 15:17:45 +02:00
resources	Update Zephyr tests, the mem_pool_threadsafe one was bugy by the past, and now it is just too long	2019-04-21 17:58:42 +02:00
scala/vexriscv	Add i$ reduceBankWidth to take advantage of multi way by remaping the data location to reduce on chip ram data width	2020-05-12 23:59:38 +02:00