Hardware/VexRiscv
1
0
Fork 0
mirror of https://github.com/SpinalHDL/VexRiscv.git synced 2025-01-03 03:43:39 -05:00
Code Issues Projects Releases Packages Wiki Activity
VexRiscv/src
History
Dolu1990 79c2972076 Update bench config with realistic embedded CSR
2017-07-16 14:34:42 +02:00
..
main/scala/VexRiscv Update bench config with realistic embedded CSR 2017-07-16 14:34:42 +02:00
test Fix UartRx sim 2017-07-15 19:05:34 +02:00