Hardware/VexRiscv
1
0
Fork 0
mirror of https://github.com/SpinalHDL/VexRiscv.git synced 2025-01-03 03:43:39 -05:00
Code Issues Projects Releases Packages Wiki Activity
VexRiscv/src/test/resources/ref/I-MISALIGN_LDST-01.reference_output

11 lines
363 B
Text
Raw Blame History

91a1b1c191a1b1c191a1b1c191a1b1c1
00000004000000020000000400000001
fffff202fffff2020000000400000003
0000f2020000f202ffffd2e2ffffd2e2
00000004000000010000d2e20000d2e2
00000004000000010000000400000003
99999999000000000000000400000003
00000006000000019999999999999999
00000006000000030000000600000002
99999999000099999999999999990000
00000006000000030000000600000001
Reference in a new issue View git blame Copy permalink