mirror of
https://github.com/chipsalliance/f4pga-examples.git
synced 2025-01-03 03:43:38 -05:00
15 lines
195 B
Verilog
15 lines
195 B
Verilog
|
module top(
|
||
|
|
input wire clk,
|
||
|
|
output wire [3:0] led
|
||
|
|
);
|
||
|
|
|
||
|
|
reg [3:0] cnt;
|
||
|
|
initial cnt <= 0;
|
||
|
|
|
||
|
|
always @(posedge clk)
|
||
|
|
cnt <= cnt + 1;
|
||
|
|
|
||
|
|
assign led = cnt;
|
||
|
|
|
||
|
|
endmodule
|