Hardware
/
f4pga-examples
mirror of https://github.com/chipsalliance/f4pga-examples.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Add warning for Surelog/UHDM version match 

Signed-off-by: Rafal Kapuscik <rkapuscik@antmicro.com>
This commit is contained in:
Rafal Kapuscik 2022-06-27 15:19:04 +02:00
parent 2170e50abe
commit 3a94e73931
1 changed files with 3 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
xc7/nightly.rst
View File

@ -6,6 +6,9 @@ Sometimes it may be preferable to get the latest versions of the tools even befo
Updating Yosys SystemVerilog plugin Updating Yosys SystemVerilog plugin
----------------------------------- -----------------------------------
**Warning**: the expected usage of the plugin by using the :code:`read_systemverilog` command (used by default in F4PGA flow) should work. When using the plugin by calling :code:`read_uhdm` command, take additional care to use the same Surelog and UHDM version for creating and reading the UHDM file - updating only the plugin can create a mismatch in this case.
Make sure :code:`curl`, :code:`jq`, :code:`tar` and :code:`wget` are installed (used to automatically download newest version): Make sure :code:`curl`, :code:`jq`, :code:`tar` and :code:`wget` are installed (used to automatically download newest version):
.. code-block:: bash .. code-block:: bash