mirror of
https://github.com/chipsalliance/f4pga-examples.git
synced 2025-01-03 03:43:38 -05:00
16 lines
No EOL
601 B
Tcl
16 lines
No EOL
601 B
Tcl
# Clock pin
|
|
set_property PACKAGE_PIN E3 [get_ports {clk}]
|
|
set_property IOSTANDARD LVCMOS33 [get_ports {clk}]
|
|
|
|
# LEDs
|
|
set_property PACKAGE_PIN H17 [get_ports {led[0]}]
|
|
set_property PACKAGE_PIN K15 [get_ports {led[1]}]
|
|
set_property PACKAGE_PIN J13 [get_ports {led[2]}]
|
|
set_property PACKAGE_PIN N14 [get_ports {led[3]}]
|
|
set_property IOSTANDARD LVCMOS33 [get_ports {led[0]}]
|
|
set_property IOSTANDARD LVCMOS33 [get_ports {led[1]}]
|
|
set_property IOSTANDARD LVCMOS33 [get_ports {led[2]}]
|
|
set_property IOSTANDARD LVCMOS33 [get_ports {led[3]}]
|
|
|
|
# Clock constraints
|
|
create_clock -period 10.0 [get_ports {clk}] |