Example designs showing different ways to use F4PGA toolchains.
Go to file
Adam Olech 79be148e63 ci: update custom runners labels 2023-02-22 18:34:12 +01:00
.github ci: update custom runners labels 2023-02-22 18:34:12 +01:00
common common/requirements: bump f4pga 2022-10-13 18:36:55 +02:00
docs docs/building-examples: add linux_litex_demo and litex_sata_demo 2022-12-16 10:35:36 +01:00
eos-s3 eos-s3/btn_counter/Makefile: add missing jlink dump 2022-08-04 07:29:46 +02:00
projf-makefiles/hello/hello-arty
scripts/make
third_party
xc7 litex_sata_demo/readme: avoid tables, lists or roles until the jinja template is fixed 2022-12-16 11:39:07 +01:00
.gitattributes
.gitignore
.gitmodules
.readthedocs.yml
.style.yapf
LICENSE
Makefile
README.md

README.md

F4PGA examples

'Doc' workflow status

This repository provides example FPGA designs that can be built using the F4PGA open source toolchain. These examples target the Xilinx 7-Series and the QuickLogic EOS S3 devices.

  • Please refer to the for a proper guide on how to run these examples, as well as instructions on how to build and compile your own HDL designs using the F4PGA toolchain.
  • See to contribute on the development of architecture support in F4PGA.

The repository includes:

  • xc7/ and eos-s3/ - Examples for Xilinx 7-Series and EOS-S3 devices, including:

    • Verilog code

    • Pin constraints files

    • Timing constraints files

    • Makefiles for running the F4PGA toolchain

  • docs/ - Guide on how to get started with F4PGA and build provided examples

  • .github/ - Directory with CI configuration and scripts

The examples provided in this repository are automatically built and tested in CI by extracting necessary code snippets with tuttest.