2022-04-07 13:46:49 -04:00
# FOSS Flows For FPGA (F4PGA) project
< p align = "center" >
< a title = "Website" href = "https://f4pga.org" > < img src = "https://img.shields.io/website?longCache=true&style=flat-square&label=f4pga.org&up_color=10cfc9&up_message=%E2%9E%9A&url=https%3A%2F%2Ff4pga.org%2Findex.html&logo=data:image/svg+xml;base64,PHN2ZyB3aWR0aD0iMTYiIGhlaWdodD0iMTYiIHZpZXdCb3g9IjAgMCAxNiAxNiIgZmlsbD0ibm9uZSIgeG1sbnM9Imh0dHA6Ly93d3cudzMub3JnLzIwMDAvc3ZnIj48cGF0aCBkPSJNNCAxMy41NjRMOC4xNzUgMTZ2LTQuODc3TDQgOC42ODh2NC44NzZ6bTAtNS42NTlWMy4wMjhsNC4xNzUgMi40MzV2NC44NzdMNCA3LjkwNXptNC44NTIgMi40MzVsMy44NDEtMi4yNDEtMy44NDEtMi4yNDF2NC40ODJ6bS0uMzM5LTUuNDYzbDQuMTgtMi40MzlMOC41MTMgMGwtNC4xOCAyLjQzOCA0LjE4IDIuNDM5eiIgZmlsbD0iIzEwQ0ZDOSIvPjwvc3ZnPg==&labelColor=fff" > < / a > <!--
-->
< a title = "Community" href = "https://f4pga.readthedocs.io/en/latest/community.html#communication" > < img src = "https://img.shields.io/badge/Chat-IRC%20%7C%20Slack-white?longCache=true&style=flat-square&logo=Slack&logoColor=fff" > < / a > <!--
-->
< a title = "'Doc' workflow status" href = "https://github.com/chipsalliance/f4pga/actions/workflows/Doc.yml" > < img alt = "'Doc' workflow status" src = "https://img.shields.io/github/workflow/status/chipsalliance/f4pga/Docs/main?longCache=true&style=flat-square&label=Doc&logo=Github%20Actions&logoColor=fff" > < / a > <!--
-->
< / p >
2022-02-14 16:05:55 -05:00
2022-02-22 06:14:57 -05:00
This is the top-level repository for the [F4PGA ](https://f4pga.org/ ) project, which is a Workgroup under the [CHIPS Alliance ](https://chipsalliance.org ).
2022-02-21 15:34:21 -05:00
The elements of the project include (but are not limited to):
2022-02-14 16:05:55 -05:00
2022-02-22 06:14:57 -05:00
* The F4PGA open source FPGA toolchains for programming FPGAs (formerly known as [SymbiFlow ](https://github.com/SymbiFlow )).
This includes:
2022-02-17 06:17:10 -05:00
2022-04-07 13:46:49 -04:00
* [](https://f4pga.readthedocs.io)
* F4PGA Architecture Definitions [](https://f4pga.readthedocs.io/projects/arch-defs)
* F4PGA Examples [](https://f4pga-examples.readthedocs.io)
2022-03-29 07:21:02 -04:00
* [F4PGA Yosys plugins ](https://github.com/chipsalliance/yosys-f4pga-plugins )
2022-02-17 06:17:10 -05:00
2022-02-22 06:14:57 -05:00
* The FPGA interchange format (an interchange format defined by CHIPS Alliance to enable interoperability between
different FPGA tools) adopted by the F4PGA toolchain:
2022-02-17 06:17:10 -05:00
* [FPGA Interchange schema ](https://github.com/chipsalliance/fpga-interchange-schema )
* [FPGA Interchange Python utilities ](https://github.com/chipsalliance/python-fpga-interchange )
* [FPGA Interchange Test suite ](https://github.com/SymbiFlow/fpga-interchange-tests )
2022-02-22 06:14:57 -05:00
* The [FPGA tool performance framework ](https://github.com/chipsalliance/fpga-tool-perf ) framework for benchmarking
designs against various FPGA tools, and vice versa, over time.
2022-02-17 06:17:10 -05:00
2022-02-22 06:14:57 -05:00
* FPGA Database visualisation tools for visual exploration of FPGA bitstream and databases:
2022-02-17 06:17:10 -05:00
2022-02-21 15:34:21 -05:00
* [F4PGA bitstream viewer ](https://github.com/SymbiFlow/f4pga-bitstream-viewer )
* [F4PGA database visualizer ](https://github.com/chipsalliance/f4pga-database-visualizer )
2022-02-17 06:17:10 -05:00
2022-02-22 06:14:57 -05:00
* Other utilities (FPGA assembly format, documentation and other):
2022-02-17 06:17:10 -05:00
2022-02-21 15:34:21 -05:00
* [F4PGA Assembly (FASM) ](https://github.com/chipsalliance/fasm )
* [Xilinx bitstream generation library ](https://github.com/SymbiFlow/f4pga-xc-fasm )
2022-02-17 06:17:10 -05:00
* [Verilog-to-routing XML utilities ](https://github.com/SymbiFlow/vtr-xml-utils )
2022-02-21 15:34:21 -05:00
* [SDF format utilities ](https://github.com/chipsalliance/python-sdf-timing )
2022-02-17 06:17:10 -05:00
* [F4PGA tools data manager ](https://github.com/SymbiFlow/symbiflow-tools-data-manager )
* [F4PGA Sphinx Theme ](https://github.com/SymbiFlow/sphinx_symbiflow_theme )
* [F4PGA Sphinx HDL diagrams ](https://github.com/SymbiFlow/sphinxcontrib-hdl-diagrams )
* [F4PGA Sphinx Verilog domain ](https://github.com/SymbiFlow/sphinx-verilog-domain )
2022-02-22 06:14:57 -05:00
## F4PGA Workgroup
The F4PGA Workgroup consists of members from different backgrounds, including FPGA vendors
([Xilinx](https://www.xilinx.com/) and [QuickLogic ](https://www.quicklogic.com/ )),
industrial users
([Google](https://www.google.com/), [Antmicro ](https://antmicro.com/ ))
and academia
([University of Toronto](https://www.utoronto.ca/)),
who collaborate to build a more open source and software-driven FPGA ecosystem (IP, tools and workflows) to drive the
adoption of FPGAs in existing and new use cases, and eliminate barriers of entry.
