Hardware
/
f4pga
mirror of https://github.com/chipsalliance/f4pga.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Add information about inverter logic in techmaps 

Signed-off-by: Robert Winkler <rwinkler@antmicro.com>
This commit is contained in:
Robert Winkler 2020-09-28 11:14:08 +02:00
parent 2db5d5beb6
commit 747740a6b1
1 changed files with 9 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

9
source/toolchain-desc/yosys.rst
View File

@ -360,6 +360,15 @@ the ``BUFGCTRL_VPR``:
endmodule endmodule
.. note::
All SymbiFlow techmaps for Xilinx 7-Series devices use special inverter
logic that converts constant 0 signals at the BEL to constant-1 signals
at the site. This behavior is desired since VCC is the default signal in
7-Series and US/US+ devices. The presented solution matches the conventions
used by the vendor tools and gives the opportunity to validate generated
bitstreams with fasm2bels and Vivado.
Yosys provides special techmapping naming conventions for wires, Yosys provides special techmapping naming conventions for wires,
parameters, and modules. The special names that start with ``_TECHMAP_`` parameters, and modules. The special names that start with ``_TECHMAP_``
can be used to force certain behavior during the techmapping process. can be used to force certain behavior during the techmapping process.