Hardware
/
f4pga
mirror of https://github.com/chipsalliance/f4pga.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

wrappers: sh: ql: fixup vpr_common path 

Signed-off-by: Paweł Czarnecki <pczarnecki@antmicro.com>
This commit is contained in:
Paweł Czarnecki 2022-05-31 12:00:22 +02:00
parent 7954ba19c3
commit 84dd7bd4b3
6 changed files with 6 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
f4pga/wrappers/sh/quicklogic/analysis.f4pga.sh
View File

@ -23,7 +23,7 @@ if [ -z $VPRPATH ]; then
export PYTHONPATH=${VPRPATH}/python:${VPRPATH}/python/prjxray:${PYTHONPATH}
fi
source ${VPRPATH}/vpr_common
source $(dirname "$0")/vpr_common.f4pga.sh
parse_args $@
export OUT_NOISY_WARNINGS=noisy_warnings-${DEVICE}_analysis.log

2
f4pga/wrappers/sh/quicklogic/pack.f4pga.sh
View File

@ -23,7 +23,7 @@ if [ -z $VPRPATH ]; then
export PYTHONPATH=${VPRPATH}/python:${VPRPATH}/python/prjxray:${PYTHONPATH}
fi
source ${VPRPATH}/vpr_common
source $(dirname "$0")/vpr_common.f4pga.sh
parse_args $@
export OUT_NOISY_WARNINGS=noisy_warnings-${DEVICE}_pack.log

2
f4pga/wrappers/sh/quicklogic/place.f4pga.sh
View File

@ -23,7 +23,7 @@ if [ -z $VPRPATH ]; then
export PYTHONPATH=${VPRPATH}/python:${VPRPATH}/python/prjxray:${PYTHONPATH}
fi
source ${VPRPATH}/vpr_common
source $(dirname "$0")/vpr_common.f4pga.sh
parse_args $@
if [ -z $PCF ]; then

2
f4pga/wrappers/sh/quicklogic/repack.f4pga.sh
View File

@ -23,7 +23,7 @@ if [ -z $VPRPATH ]; then
export PYTHONPATH=${VPRPATH}/python:${VPRPATH}/python/prjxray:${PYTHONPATH}
fi
source ${VPRPATH}/vpr_common
source $(dirname "$0")/vpr_common.f4pga.sh
parse_args $@
DESIGN=${EBLIF/.eblif/}

2
f4pga/wrappers/sh/quicklogic/route.f4pga.sh
View File

@ -23,7 +23,7 @@ if [ -z $VPRPATH ]; then
export PYTHONPATH=${VPRPATH}/python:${VPRPATH}/python/prjxray:${PYTHONPATH}
fi
source ${VPRPATH}/vpr_common
source $(dirname "$0")/vpr_common.f4pga.sh
parse_args $@
export OUT_NOISY_WARNINGS=noisy_warnings-${DEVICE}_pack.log

2
f4pga/wrappers/sh/quicklogic/write_fasm.f4pga.sh
View File

@ -23,7 +23,7 @@ if [ -z $VPRPATH ]; then
export PYTHONPATH=${VPRPATH}/python:${VPRPATH}/python/prjxray:${PYTHONPATH}
fi
source ${VPRPATH}/vpr_common
source $(dirname "$0")/vpr_common.f4pga.sh
parse_args "$@"
TOP="${EBLIF%.*}"