Hardware
/
f4pga
mirror of https://github.com/chipsalliance/f4pga.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

readme: update references 

Signed-off-by: Unai Martinez-Corral <umartinezcorral@antmicro.com>
This commit is contained in:
Unai Martinez-Corral 2022-02-21 21:34:21 +01:00
parent 6c7ff8b408
commit af8d43c8e2
1 changed files with 12 additions and 11 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

23
README.md
View File

@ -1,13 +1,14 @@
# FOSS Flow For FPGA (F4PGA) project # FOSS Flow For FPGA (F4PGA) project
This is the top-level repository for the F4PGA project, which is a Workgroup under the [CHIPS Alliance](https://chipsalliance.org). The elements of the project include (but are not limited to): This is the top-level repository for the F4PGA project, which is a Workgroup under the [CHIPS Alliance](https://chipsalliance.org).
The elements of the project include (but are not limited to):
* The F4PGA open source FPGA toolchains for programming FPGAs - formerly known as [SymbiFlow](https://github.com/SymbiFlow). This includes: * The F4PGA open source FPGA toolchains for programming FPGAs - formerly known as [SymbiFlow](https://github.com/SymbiFlow). This includes:
* [F4PGA documentation](https://github.com/SymbiFlow/symbiflow-docs) (knowledge base) * [F4PGA documentation](https://github.com/chipsalliance/f4pga-docs) (knowledge base)
* [F4PGA Architecture Definitions](https://github.com/SymbiFlow/symbiflow-arch-defs) * [F4PGA Architecture Definitions](https://github.com/SymbiFlow/f4pga-arch-defs)
* [F4PGA examples](https://github.com/SymbiFlow/symbiflow-examples) * [F4PGA examples](https://github.com/chipsalliance/f4pga-examples)
* [F4PGA Yosys plugins](https://github.com/SymbiFlow/yosys-symbiflow-plugins) * [F4PGA Yosys plugins](https://github.com/f4pga/yosys-f4pga-plugins)
* The FPGA interchange format - an interchange format defined by CHIPS Alliance to enable interoperability between different FPGA tools - adopted by the F4PGA toolchain: * The FPGA interchange format - an interchange format defined by CHIPS Alliance to enable interoperability between different FPGA tools - adopted by the F4PGA toolchain:
@ -19,18 +20,18 @@ This is the top-level repository for the F4PGA project, which is a Workgroup und
* FPGA Database visualisation tools - tools for visual exploration of FPGA bitstream and databases * FPGA Database visualisation tools - tools for visual exploration of FPGA bitstream and databases
* [F4PGA bitstream viewer](https://github.com/SymbiFlow/symbiflow-bitstream-viewer) * [F4PGA bitstream viewer](https://github.com/SymbiFlow/f4pga-bitstream-viewer)
* [F4PGA database visualizer](https://github.com/antmicro/symbiflow-database-visualizer) * [F4PGA database visualizer](https://github.com/chipsalliance/f4pga-database-visualizer)
* Other utilities - FPGA assembly format, documentation and other utilities * Other utilities - FPGA assembly format, documentation and other utilities
* [F4PGA Assembly (FASM)](https://github.com/SymbiFlow/fasm) * [F4PGA Assembly (FASM)](https://github.com/chipsalliance/fasm)
* [Xilinx bitstream generation library](https://github.com/SymbiFlow/symbiflow-xc-fasm) * [Xilinx bitstream generation library](https://github.com/SymbiFlow/f4pga-xc-fasm)
* [Verilog-to-routing XML utilities](https://github.com/SymbiFlow/vtr-xml-utils) * [Verilog-to-routing XML utilities](https://github.com/SymbiFlow/vtr-xml-utils)
* [SDF format utilities](https://github.com/SymbiFlow/python-sdf-timing) * [SDF format utilities](https://github.com/chipsalliance/python-sdf-timing)
* [F4PGA tools data manager](https://github.com/SymbiFlow/symbiflow-tools-data-manager) * [F4PGA tools data manager](https://github.com/SymbiFlow/symbiflow-tools-data-manager)
* [F4PGA Sphinx Theme](https://github.com/SymbiFlow/sphinx_symbiflow_theme) * [F4PGA Sphinx Theme](https://github.com/SymbiFlow/sphinx_symbiflow_theme)
* [F4PGA Sphinx HDL diagrams](https://github.com/SymbiFlow/sphinxcontrib-hdl-diagrams) * [F4PGA Sphinx HDL diagrams](https://github.com/SymbiFlow/sphinxcontrib-hdl-diagrams)
* [F4PGA Sphinx Verilog domain](https://github.com/SymbiFlow/sphinx-verilog-domain) * [F4PGA Sphinx Verilog domain](https://github.com/SymbiFlow/sphinx-verilog-domain)
The F4PGA Workgroup consists of members from different backgrounds, including FPGA vendors (Xilinx and QuickLogic), industrial users (Google, Antmicro) and academia (University of Toronto), who collaborate to build a more open source and software-driven FPGA ecosystem - IP, tools and workflows - to drive the adoption of FPGAs in existing and new use cases, and eliminate barriers of entry. The F4PGA Workgroup consists of members from different backgrounds, including FPGA vendors (Xilinx and QuickLogic), industrial users (Google, Antmicro) and academia (University of Toronto), who collaborate to build a more open source and software-driven FPGA ecosystem - IP, tools and workflows - to drive the adoption of FPGAs in existing and new use cases, and eliminate barriers of entry.