Hardware
/
f4pga
mirror of https://github.com/chipsalliance/f4pga.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

wrappers: sh: ql: fixup and add generate_constraints 

Signed-off-by: Paweł Czarnecki <pczarnecki@antmicro.com>
This commit is contained in:
Paweł Czarnecki 2022-06-01 09:33:58 +02:00
parent bc488d3abc
commit b9509b19f7
2 changed files with 8 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
f4pga/setup.py
View File

@ -69,6 +69,7 @@ wrapper_entrypoints = [
f"{sf}_route = {shwrappers}:route", f"{sf}_route = {shwrappers}:route",
f"{sf}_write_fasm = {shwrappers}:write_fasm", f"{sf}_write_fasm = {shwrappers}:write_fasm",
f"{sf}_generate_bitstream = {shwrappers}:generate_bitstream", f"{sf}_generate_bitstream = {shwrappers}:generate_bitstream",
f"{sf}_generate_constraints = {shwrappers}:generate_constraints",
f"{sf}_analysis = {shwrappers}:analysis", f"{sf}_analysis = {shwrappers}:analysis",
f"ql_{sf} = {shwrappers}:ql", f"ql_{sf} = {shwrappers}:ql",
f"vpr_common = {shwrappers}:vpr_common", f"vpr_common = {shwrappers}:vpr_common",

13
f4pga/wrappers/sh/quicklogic/generate_constraints.f4pga.sh
View File

@ -29,6 +29,9 @@ CORNER=$7
PROJECT=$(basename -- "$EBLIF") PROJECT=$(basename -- "$EBLIF")
IOPLACE_FILE="${PROJECT%.*}_io.place" IOPLACE_FILE="${PROJECT%.*}_io.place"
BIN_DIR_PATH=${BIN_DIR_PATH:="$F4PGA_ENV_BIN"}
SHARE_DIR_PATH=${SHARE_DIR_PATH:="$F4PGA_ENV_SHARE"}
if [[ "$DEVICE" =~ ^(qlf_.*)$ ]]; then if [[ "$DEVICE" =~ ^(qlf_.*)$ ]]; then
if [[ "$DEVICE" =~ ^(qlf_k4n8_qlf_k4n8)$ ]];then if [[ "$DEVICE" =~ ^(qlf_k4n8_qlf_k4n8)$ ]];then
DEVICE_1="qlf_k4n8-qlf_k4n8_umc22_$CORNER" DEVICE_1="qlf_k4n8-qlf_k4n8_umc22_$CORNER"
@ -43,9 +46,8 @@ if [[ "$DEVICE" =~ ^(qlf_.*)$ ]]; then
exit -1 exit -1
fi fi
SHARE_DIR_PATH=${SHARE_DIR_PATH:="$F4PGA_ENV_SHARE"}
PINMAP_XML=`realpath ${SHARE_DIR_PATH}/arch/${DEVICE_1}_${DEVICE_1}/${PINMAPXML}` PINMAP_XML=`realpath ${SHARE_DIR_PATH}/arch/${DEVICE_1}_${DEVICE_1}/${PINMAPXML}`
IOGEN=`realpath ${MYPATH}/python/qlf_k4n8_create_ioplace.py` IOGEN=`realpath ${BIN_DIR_PATH}/python/qlf_k4n8_create_ioplace.py`
python3 ${IOGEN} --pcf $PCF --blif $EBLIF --pinmap_xml $PINMAP_XML --csv_file $PART --net $NET > ${IOPLACE_FILE} python3 ${IOGEN} --pcf $PCF --blif $EBLIF --pinmap_xml $PINMAP_XML --csv_file $PART --net $NET > ${IOPLACE_FILE}
@ -64,12 +66,11 @@ elif [[ "$DEVICE" =~ ^(ql-.*)$ ]]; then
echo "PINMAP FILE : $PINMAPCSV" echo "PINMAP FILE : $PINMAPCSV"
echo "CLKMAP FILE : $CLKMAPCSV" echo "CLKMAP FILE : $CLKMAPCSV"
SHARE_DIR_PATH=${SHARE_DIR_PATH:="$F4PGA_ENV_SHARE"}
PINMAP=`realpath ${SHARE_DIR_PATH}/arch/${DEVICE_1}_${DEVICE_2}/${PINMAPCSV}` PINMAP=`realpath ${SHARE_DIR_PATH}/arch/${DEVICE_1}_${DEVICE_2}/${PINMAPCSV}`
CLKMAP=`realpath ${SHARE_DIR_PATH}/arch/${DEVICE_1}_${DEVICE_2}/${CLKMAPCSV}` CLKMAP=`realpath ${SHARE_DIR_PATH}/arch/${DEVICE_1}_${DEVICE_2}/${CLKMAPCSV}`
IOGEN=`realpath ${MYPATH}/python/pp3_create_ioplace.py` IOGEN=`realpath ${BIN_DIR_PATH}/python/pp3_create_ioplace.py`
PLACEGEN=`realpath ${MYPATH}/python/pp3_create_place_constraints.py` PLACEGEN=`realpath ${BIN_DIR_PATH}/python/pp3_create_place_constraints.py`
PLACE_FILE="${PROJECT%.*}_constraints.place" PLACE_FILE="${PROJECT%.*}_constraints.place"
@ -79,7 +80,7 @@ elif [[ "$DEVICE" =~ ^(ql-.*)$ ]]; then
# EOS-S3 IOMUX configuration # EOS-S3 IOMUX configuration
if [[ "$DEVICE" =~ ^(ql-eos-s3)$ ]]; then if [[ "$DEVICE" =~ ^(ql-eos-s3)$ ]]; then
IOMUXGEN=`realpath ${MYPATH}/python/pp3_eos_s3_iomux_config.py` IOMUXGEN=`realpath ${BIN_DIR_PATH}/python/pp3_eos_s3_iomux_config.py`
IOMUX_JLINK="${PROJECT%.*}_iomux.jlink" IOMUX_JLINK="${PROJECT%.*}_iomux.jlink"
IOMUX_OPENOCD="${PROJECT%.*}_iomux.openocd" IOMUX_OPENOCD="${PROJECT%.*}_iomux.openocd"