Hardware/f4pga
1
0
Fork 0
mirror of https://github.com/chipsalliance/f4pga.git synced 2025-01-03 03:43:37 -05:00
Code Issues Projects Releases Packages Wiki Activity
FOSS Flow For FPGA
36 commits 3 branches 0 tags 32 MiB
Python 94.1%
Shell 2.9%
Tcl 2.4%
XSLT 0.3%
VHDL 0.1%
Other 0.2%
Find a file
Tomasz Michalak 39c9a82a75
Merge pull request #64 from SymbiFlow/dependabot/submodules/source/vtr-verilog-to-routing-0571700 
Bump source/vtr-verilog-to-routing from `4a54806` to `0571700`
2019-10-21 14:35:53 +02:00
source Bump source/vtr-verilog-to-routing from 4a54806 to 0571700 2019-10-21 07:04:33 +00:00
.gitignore Overwriting old documentation without DCO 2019-04-05 07:56:47 -07:00
.gitmodules Replace VPR abstract with official VPR documentation 2019-09-25 21:50:21 +02:00
enter-env.sh Enable conda environment support 2019-10-16 18:45:52 +00:00
environment.yml Enable conda environment support 2019-10-16 18:45:52 +00:00
Makefile Enable conda environment support 2019-10-16 18:45:52 +00:00
readthedocs.yml Check out submodules recursively 2019-10-17 12:27:12 +00:00
requirements.txt Enable conda environment support 2019-10-16 18:45:52 +00:00