Hardware
/
f4pga
mirror of https://github.com/chipsalliance/f4pga.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
FOSS Flow For FPGA
30 Commits 3 Branches 0 Tags 32 MiB
Python 94.1%
Shell 2.9%
Tcl 2.4%
XSLT 0.3%
VHDL 0.1%
Other 0.2%
Go to file
Tim Ansell 4cf23070ed
Merge pull request #52 from SymbiFlow/dependabot/submodules/source/vtr-verilog-to-routing-4a54806 
Bump source/vtr-verilog-to-routing from `80ae77e` to `4a54806`
 		2019-10-16 12:12:39 -07:00
source Merge pull request #52 from SymbiFlow/dependabot/submodules/source/vtr-verilog-to-routing-4a54806 2019-10-16 12:12:39 -07:00
.gitignore Overwriting old documentation without DCO 2019-04-05 07:56:47 -07:00
.gitmodules Replace VPR abstract with official VPR documentation 2019-09-25 21:50:21 +02:00
Makefile Enable conda environment support 2019-10-16 18:45:52 +00:00
enter-env.sh Enable conda environment support 2019-10-16 18:45:52 +00:00
environment.yml Enable conda environment support 2019-10-16 18:45:52 +00:00
readthedocs.yml Enable conda environment support 2019-10-16 18:45:52 +00:00
requirements.txt Enable conda environment support 2019-10-16 18:45:52 +00:00