Hardware/f4pga
1
0
Fork 0
mirror of https://github.com/chipsalliance/f4pga.git synced 2025-01-03 03:43:37 -05:00
Code Issues Projects Releases Packages Wiki Activity
FOSS Flow For FPGA
81 commits 3 branches 0 tags 32 MiB
Python 94.1%
Shell 2.9%
Tcl 2.4%
XSLT 0.3%
VHDL 0.1%
Other 0.2%
Find a file
dependabot-preview[bot] 9b9b5507c2
Bump source/prjtrellis from ca601cd to 4e0b215 
Bumps [source/prjtrellis](https://github.com/SymbiFlow/prjtrellis) from `ca601cd` to `4e0b215`.
- [Release notes](https://github.com/SymbiFlow/prjtrellis/releases)
- [Commits](ca601cd272...4e0b215977)

Signed-off-by: dependabot-preview[bot] <support@dependabot.com>
2019-12-09 06:39:17 +00:00
doxygen Add support for documenting C++ with Sphinx 2019-10-18 09:44:31 +02:00
source Bump source/prjtrellis from ca601cd to 4e0b215 2019-12-09 06:39:17 +00:00
.gitignore Overwriting old documentation without DCO 2019-04-05 07:56:47 -07:00
.gitmodules Replace VPR abstract with official VPR documentation 2019-09-25 21:50:21 +02:00
COPYING Adding missing ISC license file 2019-11-20 11:29:06 -08:00
enter-env.sh Enable conda environment support 2019-10-16 18:45:52 +00:00
environment.yml Add Symbolator for generating symbols of verilog models 2019-10-21 13:35:45 +00:00
Makefile Enable conda environment support 2019-10-16 18:45:52 +00:00
readthedocs.yml Check out submodules recursively 2019-10-17 12:27:12 +00:00
requirements.txt Add Symbolator for generating symbols of verilog models 2019-10-21 13:35:45 +00:00