bench: uniformize targets with 125MHz clock and Etherbone.
This commit is contained in:
Florent Kermarrec
parent
0279b770ee
commit
06544c6547
|
|
@ -22,6 +22,8 @@ from litex.soc.integration.builder import *
|
|||
from litedram.phy import s7ddrphy
|
||||
from litedram.modules import MT41K128M16
|
||||
|
||||
from liteeth.phy.mii import LiteEthPHYMII
|
||||
|
||||
# CRG ----------------------------------------------------------------------------------------------
|
||||
|
||||
class _CRG(Module, AutoCSR):
|
||||
|
|
@ -59,7 +61,7 @@ class _CRG(Module, AutoCSR):
|
|||
# Bench SoC ----------------------------------------------------------------------------------------
|
||||
|
||||
class BenchSoC(SoCCore):
|
||||
def __init__(self, sys_clk_freq=int(150e6)):
|
||||
def __init__(self, uart="crossover", sys_clk_freq=int(125e6)):
|
||||
platform = arty.Platform()
|
||||
|
||||
# SoCCore ----------------------------------------------------------------------------------
|
||||
|
|
@ -67,7 +69,7 @@ class BenchSoC(SoCCore):
|
|||
integrated_rom_size = 0x8000,
|
||||
integrated_rom_mode = "rw",
|
||||
csr_data_width = 32,
|
||||
uart_name = "crossover")
|
||||
uart_name = uart)
|
||||
|
||||
# CRG --------------------------------------------------------------------------------------
|
||||
self.submodules.crg = _CRG(platform, sys_clk_freq)
|
||||
|
|
@ -86,8 +88,17 @@ class BenchSoC(SoCCore):
|
|||
)
|
||||
|
||||
# UARTBone ---------------------------------------------------------------------------------
|
||||
if uart != "serial":
|
||||
self.add_uartbone(name="serial", clk_freq=100e6, baudrate=115200, cd="uart")
|
||||
|
||||
# Etherbone --------------------------------------------------------------------------------
|
||||
self.submodules.ethphy = LiteEthPHYMII(
|
||||
clock_pads = self.platform.request("eth_clocks"),
|
||||
pads = self.platform.request("eth"),
|
||||
with_hw_init_reset = False)
|
||||
self.add_csr("ethphy")
|
||||
self.add_etherbone(phy=self.ethphy)
|
||||
|
||||
# Leds -------------------------------------------------------------------------------------
|
||||
from litex.soc.cores.led import LedChaser
|
||||
self.submodules.leds = LedChaser(
|
||||
|
|
@ -99,12 +110,15 @@ class BenchSoC(SoCCore):
|
|||
|
||||
def main():
|
||||
parser = argparse.ArgumentParser(description="LiteDRAM Bench on Arty A7")
|
||||
parser.add_argument("--uart", default="crossover", help="Selected UART: crossover (default) or serial")
|
||||
parser.add_argument("--build", action="store_true", help="Build bitstream")
|
||||
parser.add_argument("--load", action="store_true", help="Load bitstream")
|
||||
parser.add_argument("--test", action="store_true", help="Run Test")
|
||||
parser.add_argument("--load-bios", action="store_true", help="Load BIOS")
|
||||
parser.add_argument("--set-sys-clk", default=None, help="Set sys_clk")
|
||||
parser.add_argument("--test", action="store_true", help="Run Full Bench")
|
||||
args = parser.parse_args()
|
||||
|
||||
soc = BenchSoC()
|
||||
soc = BenchSoC(uart=args.uart)
|
||||
builder = Builder(soc, csr_csv="csr.csv")
|
||||
builder.build(run=args.build)
|
||||
|
||||
|
|
@ -112,6 +126,14 @@ def main():
|
|||
prog = soc.platform.create_programmer()
|
||||
prog.load_bitstream(os.path.join(builder.gateware_dir, soc.build_name + ".bit"))
|
||||
|
||||
if args.load_bios:
|
||||
from common import s7_load_bios
|
||||
s7_load_bios("build/arty/software/bios/bios.bin")
|
||||
|
||||
if args.set_sys_clk is not None:
|
||||
from common import s7_set_sys_clk
|
||||
s7_set_sys_clk(clk_freq=float(args.config), vco_freq=soc.crg.main_pll.compute_config()["vco"])
|
||||
|
||||
if args.test:
|
||||
from common import s7_bench_test
|
||||
s7_bench_test(
|
||||
|
|
|
|||
|
|
@ -59,7 +59,7 @@ class _CRG(Module, AutoCSR):
|
|||
# Bench SoC ----------------------------------------------------------------------------------------
|
||||
|
||||
class BenchSoC(SoCCore):
|
||||
def __init__(self, uart="crossover", sys_clk_freq=int(175e6)):
|
||||
def __init__(self, uart="crossover", sys_clk_freq=int(125e6)):
|
||||
platform = genesys2.Platform()
|
||||
|
||||
# SoCCore ----------------------------------------------------------------------------------
|
||||
|
|
|
|||
|
|
@ -22,6 +22,8 @@ from litex.soc.integration.builder import *
|
|||
from litedram.phy import s7ddrphy
|
||||
from litedram.modules import MT8JTF12864
|
||||
|
||||
from liteeth.phy import LiteEthPHY
|
||||
|
||||
# CRG ----------------------------------------------------------------------------------------------
|
||||
|
||||
class _CRG(Module, AutoCSR):
|
||||
|
|
@ -57,7 +59,7 @@ class _CRG(Module, AutoCSR):
|
|||
# Bench SoC ----------------------------------------------------------------------------------------
|
||||
|
||||
class BenchSoC(SoCCore):
|
||||
def __init__(self, sys_clk_freq=int(175e6)):
|
||||
def __init__(self, uart="crossover", sys_clk_freq=int(125e6)):
|
||||
platform = kc705.Platform()
|
||||
|
||||
# SoCCore ----------------------------------------------------------------------------------
|
||||
|
|
@ -86,6 +88,14 @@ class BenchSoC(SoCCore):
|
|||
# UARTBone ---------------------------------------------------------------------------------
|
||||
self.add_uartbone(name="serial", clk_freq=100e6, baudrate=115200, cd="uart")
|
||||
|
||||
# Etherbone --------------------------------------------------------------------------------
|
||||
self.submodules.ethphy = LiteEthPHY(
|
||||
clock_pads = self.platform.request("eth_clocks"),
|
||||
pads = self.platform.request("eth"),
|
||||
clk_freq = self.clk_freq)
|
||||
self.add_csr("ethphy")
|
||||
self.add_etherbone(phy=self.ethphy)
|
||||
|
||||
# Leds -------------------------------------------------------------------------------------
|
||||
from litex.soc.cores.led import LedChaser
|
||||
self.submodules.leds = LedChaser(
|
||||
|
|
@ -97,9 +107,12 @@ class BenchSoC(SoCCore):
|
|||
|
||||
def main():
|
||||
parser = argparse.ArgumentParser(description="LiteDRAM Bench on KC705")
|
||||
parser.add_argument("--uart", default="crossover", help="Selected UART: crossover (default) or serial")
|
||||
parser.add_argument("--build", action="store_true", help="Build bitstream")
|
||||
parser.add_argument("--load", action="store_true", help="Load bitstream")
|
||||
parser.add_argument("--test", action="store_true", help="Run Test")
|
||||
parser.add_argument("--load-bios", action="store_true", help="Load BIOS")
|
||||
parser.add_argument("--set-sys-clk", default=None, help="Set sys_clk")
|
||||
parser.add_argument("--test", action="store_true", help="Run Full Bench")
|
||||
args = parser.parse_args()
|
||||
|
||||
soc = BenchSoC()
|
||||
|
|
@ -110,6 +123,14 @@ def main():
|
|||
prog = soc.platform.create_programmer()
|
||||
prog.load_bitstream(os.path.join(builder.gateware_dir, soc.build_name + ".bit"))
|
||||
|
||||
if args.load_bios:
|
||||
from common import s7_load_bios
|
||||
s7_load_bios("build/kc705/software/bios/bios.bin")
|
||||
|
||||
if args.set_sys_clk is not None:
|
||||
from common import us_set_sys_clk
|
||||
us_set_sys_clk(clk_freq=float(args.config), vco_freq=soc.crg.main_pll.compute_config()["vco"])
|
||||
|
||||
if args.test:
|
||||
from common import s7_bench_test
|
||||
s7_bench_test(
|
||||
|
|
|
|||
|
|
@ -22,6 +22,8 @@ from litex.soc.cores.led import LedChaser
|
|||
from litedram.modules import EDY4016A
|
||||
from litedram.phy import usddrphy
|
||||
|
||||
from liteeth.phy.ku_1000basex import KU_1000BASEX
|
||||
|
||||
# CRG ----------------------------------------------------------------------------------------------
|
||||
|
||||
class _CRG(Module, AutoCSR):
|
||||
|
|
@ -32,6 +34,7 @@ class _CRG(Module, AutoCSR):
|
|||
self.clock_domains.cd_pll4x = ClockDomain(reset_less=True)
|
||||
self.clock_domains.cd_clk200 = ClockDomain()
|
||||
self.clock_domains.cd_uart = ClockDomain()
|
||||
self.clock_domains.cd_eth = ClockDomain()
|
||||
|
||||
# # #
|
||||
|
||||
|
|
@ -41,6 +44,7 @@ class _CRG(Module, AutoCSR):
|
|||
main_pll.create_clkout(self.cd_sys_pll, sys_clk_freq)
|
||||
main_pll.create_clkout(self.cd_clk200, 200e6, with_reset=False)
|
||||
main_pll.create_clkout(self.cd_uart, 100e6)
|
||||
main_pll.create_clkout(self.cd_eth, 200e6)
|
||||
main_pll.expose_drp()
|
||||
|
||||
self.submodules.pll = pll = USMMCM(speedgrade=-2)
|
||||
|
|
@ -67,7 +71,7 @@ class _CRG(Module, AutoCSR):
|
|||
# Bench SoC ----------------------------------------------------------------------------------------
|
||||
|
||||
class BenchSoC(SoCCore):
|
||||
def __init__(self, sys_clk_freq=int(175e6)):
|
||||
def __init__(self, uart="crossover", sys_clk_freq=int(125e6)):
|
||||
platform = kcu105.Platform()
|
||||
|
||||
# SoCCore ----------------------------------------------------------------------------------
|
||||
|
|
@ -75,7 +79,7 @@ class BenchSoC(SoCCore):
|
|||
integrated_rom_size = 0x8000,
|
||||
integrated_rom_mode = "rw",
|
||||
csr_data_width = 32,
|
||||
uart_name = "crossover")
|
||||
uart_name = uart)
|
||||
|
||||
# CRG --------------------------------------------------------------------------------------
|
||||
self.submodules.crg = _CRG(platform, sys_clk_freq)
|
||||
|
|
@ -95,8 +99,18 @@ class BenchSoC(SoCCore):
|
|||
)
|
||||
|
||||
# UARTBone ---------------------------------------------------------------------------------
|
||||
if uart != "serial":
|
||||
self.add_uartbone(name="serial", clk_freq=100e6, baudrate=115200, cd="uart")
|
||||
|
||||
# Etherbone --------------------------------------------------------------------------------
|
||||
self.submodules.ethphy = KU_1000BASEX(self.crg.cd_eth.clk,
|
||||
data_pads = self.platform.request("sfp", 0),
|
||||
sys_clk_freq = self.clk_freq)
|
||||
self.add_csr("ethphy")
|
||||
self.comb += self.platform.request("sfp_tx_disable_n", 0).eq(1)
|
||||
self.platform.add_platform_command("set_property SEVERITY {{Warning}} [get_drc_checks REQP-1753]")
|
||||
self.add_etherbone(phy=self.ethphy)
|
||||
|
||||
# Leds -------------------------------------------------------------------------------------
|
||||
self.submodules.leds = LedChaser(
|
||||
pads = platform.request_all("user_led"),
|
||||
|
|
@ -107,12 +121,15 @@ class BenchSoC(SoCCore):
|
|||
|
||||
def main():
|
||||
parser = argparse.ArgumentParser(description="LiteDRAM Bench on KCU105")
|
||||
parser.add_argument("--uart", default="crossover", help="Selected UART: crossover (default) or serial")
|
||||
parser.add_argument("--build", action="store_true", help="Build bitstream")
|
||||
parser.add_argument("--load", action="store_true", help="Load bitstream")
|
||||
parser.add_argument("--test", action="store_true", help="Run Test")
|
||||
parser.add_argument("--load-bios", action="store_true", help="Load BIOS")
|
||||
parser.add_argument("--set-sys-clk", default=None, help="Set sys_clk")
|
||||
parser.add_argument("--test", action="store_true", help="Run Full Bench")
|
||||
args = parser.parse_args()
|
||||
|
||||
soc = BenchSoC()
|
||||
soc = BenchSoC(uart=args.uart)
|
||||
builder = Builder(soc, csr_csv="csr.csv")
|
||||
builder.build(run=args.build)
|
||||
|
||||
|
|
@ -120,6 +137,14 @@ def main():
|
|||
prog = soc.platform.create_programmer()
|
||||
prog.load_bitstream(os.path.join(builder.gateware_dir, soc.build_name + ".bit"))
|
||||
|
||||
if args.load_bios:
|
||||
from common import s7_load_bios
|
||||
s7_load_bios("build/kcu105/software/bios/bios.bin")
|
||||
|
||||
if args.set_sys_clk is not None:
|
||||
from common import us_set_sys_clk
|
||||
us_set_sys_clk(clk_freq=float(args.config), vco_freq=soc.crg.main_pll.compute_config()["vco"])
|
||||
|
||||
if args.test:
|
||||
from common import us_bench_test
|
||||
us_bench_test(
|
||||
|
|
|
|||
Loading…
Reference in New Issue