Hardware
/
litedram
mirror of https://github.com/enjoy-digital/litedram.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

test/test_axi: use separate generator for writes cmd/data

This commit is contained in:
Florent Kermarrec 2018-11-12 12:58:19 +01:00
parent 127e9285a3
commit 070cc26994
1 changed files with 8 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

10
test/test_axi.py
View File

@ -25,7 +25,7 @@ class TestAXI(unittest.TestCase):
class Read(Access): class Read(Access):
pass pass
def writes_cmd_data_generator(axi_port, writes): def writes_cmd_generator(axi_port, writes):
for write in writes: for write in writes:
# send command # send command
yield axi_port.aw.valid.eq(1) yield axi_port.aw.valid.eq(1)
@ -35,6 +35,10 @@ class TestAXI(unittest.TestCase):
yield yield
yield yield
yield axi_port.aw.valid.eq(0) yield axi_port.aw.valid.eq(0)
yield
def writes_data_generator(axi_port, writes):
for write in writes:
# send data # send data
yield axi_port.w.valid.eq(1) yield axi_port.w.valid.eq(1)
yield axi_port.w.last.eq(1) yield axi_port.w.last.eq(1)
@ -43,6 +47,7 @@ class TestAXI(unittest.TestCase):
yield yield
yield yield
yield axi_port.w.valid.eq(0) yield axi_port.w.valid.eq(0)
yield
def writes_response_generator(axi_port, writes): def writes_response_generator(axi_port, writes):
self.writes_id_errors = 0 self.writes_id_errors = 0
@ -109,7 +114,8 @@ class TestAXI(unittest.TestCase):
# simulation # simulation
generators = [ generators = [
writes_cmd_data_generator(axi_port, writes), writes_cmd_generator(axi_port, writes),
writes_data_generator(axi_port, writes),
writes_response_generator(axi_port, writes), writes_response_generator(axi_port, writes),
reads_cmd_generator(axi_port, reads), reads_cmd_generator(axi_port, reads),
reads_response_data_generator(axi_port, reads), reads_response_data_generator(axi_port, reads),