Hardware
/
litedram
mirror of https://github.com/enjoy-digital/litedram.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Merge pull request #322 from antmicro/msieron/make-tests-parallel-safe 

Make tests safe to run in parallel
This commit is contained in:
enjoy-digital 2023-01-31 08:25:18 +01:00 committed by GitHub
parent f94366c769 a912a88081
commit 455305a3ed
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
3 changed files with 8 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
test/test_examples.py
View File

@ -10,10 +10,10 @@ import os
def build_config(name): def build_config(name):
errors = 0 errors = 0
os.system("rm -rf examples/build") os.system(f"rm -rf examples/{name}")
os.system("cd examples && python3 ../litedram/gen.py {}.yml".format(name)) os.system(f"mkdir -p examples/{name} && cd examples/{name} && python3 ../../litedram/gen.py ../{name}.yml")
errors += not os.path.isfile("examples/build/gateware/litedram_core.v") errors += not os.path.isfile(f"examples/{name}/build/gateware/litedram_core.v")
os.system("rm -rf examples/build") os.system(f"rm -rf examples/{name}")
return errors return errors

2
test/test_lpddr4.py
View File

@ -687,6 +687,7 @@ class VerilatorLPDDR4Tests(unittest.TestCase):
# refresh and no L2 cache (masked write must work) # refresh and no L2 cache (masked write must work)
self.run_test([ self.run_test([
"--finish-after-memtest", "--log-level", "warn", "--finish-after-memtest", "--log-level", "warn",
"--output-dir", "build/test_lpddr4_sim_x2rate_no_cache",
"--double-rate-phy", "--double-rate-phy",
"--l2-size", "0", "--l2-size", "0",
"--no-refresh", # FIXME: LiteDRAM sends refresh commands when only MRW/MRR are allowed "--no-refresh", # FIXME: LiteDRAM sends refresh commands when only MRW/MRR are allowed
@ -696,6 +697,7 @@ class VerilatorLPDDR4Tests(unittest.TestCase):
# Fast test of simulation with L2 cache (so no data masking is required) # Fast test of simulation with L2 cache (so no data masking is required)
self.run_test([ self.run_test([
"--finish-after-memtest", "--log-level", "warn", "--finish-after-memtest", "--log-level", "warn",
"--output-dir", "build/test_lpddr4_sim_fast",
"--disable-delay", "--disable-delay",
"--no-refresh", "--no-refresh",
]) ])

2
test/test_lpddr5.py
View File

@ -746,6 +746,7 @@ class VerilatorLPDDR5Tests(unittest.TestCase):
with self.subTest(wck_ck_ratio=wck_ck_ratio): with self.subTest(wck_ck_ratio=wck_ck_ratio):
self.run_test([ self.run_test([
"--finish-after-memtest", "--log-level=warn", "--finish-after-memtest", "--log-level=warn",
"--output-dir", "build/test_lpddr5_sim_no_delays",
"--disable-delay", "--disable-delay",
f"--wck-ck-ratio={wck_ck_ratio}", f"--wck-ck-ratio={wck_ck_ratio}",
"--no-refresh", # FIXME: avoids warnings before initialization "--no-refresh", # FIXME: avoids warnings before initialization
@ -764,6 +765,7 @@ class VerilatorLPDDR5Tests(unittest.TestCase):
] ]
self.run_test([ self.run_test([
"--finish-after-memtest", "--log-level=warn", "--finish-after-memtest", "--log-level=warn",
"--output-dir", "build/test_lpddr5_sim_delays_no_cache",
"--l2-size=0", "--l2-size=0",
f"--wck-ck-ratio={wck_ck_ratio}", f"--wck-ck-ratio={wck_ck_ratio}",
"--no-refresh", # FIXME: LiteDRAM sends refresh commands when only MRW/MRR are allowed "--no-refresh", # FIXME: LiteDRAM sends refresh commands when only MRW/MRR are allowed