Hardware
/
litedram
mirror of https://github.com/enjoy-digital/litedram.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

test: split test_fifo_ctrl into 2 separate tests

This commit is contained in:
Jędrzej Boczar 2020-03-25 11:33:52 +01:00
parent 5d5bff3425
commit 4fd6dc0ab6
1 changed files with 18 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

21
test/test_fifo.py
View File

@ -19,6 +19,7 @@ from test.common import *
class TestFIFO(unittest.TestCase): class TestFIFO(unittest.TestCase):
@passive @passive
def fifo_ctrl_flag_checker(self, fifo_ctrl, write_threshold, read_threshold): def fifo_ctrl_flag_checker(self, fifo_ctrl, write_threshold, read_threshold):
# checks the combinational logic
while True: while True:
level = (yield fifo_ctrl.level) level = (yield fifo_ctrl.level)
self.assertEqual((yield fifo_ctrl.writable), level < write_threshold) self.assertEqual((yield fifo_ctrl.writable), level < write_threshold)
@ -27,15 +28,14 @@ class TestFIFO(unittest.TestCase):
# _LiteDRAMFIFOCtrl ---------------------------------------------------------------------------- # _LiteDRAMFIFOCtrl ----------------------------------------------------------------------------
def test_fifo_ctrl(self): def test_fifo_ctrl_address_changes(self):
# we are ignoring thresholds (so readable/writable signals)
dut = _LiteDRAMFIFOCtrl(base=0, depth=16, read_threshold=0, write_threshold=16) dut = _LiteDRAMFIFOCtrl(base=0, depth=16, read_threshold=0, write_threshold=16)
def main_generator(): def main_generator():
self.assertEqual((yield dut.level), 0)
self.assertEqual((yield dut.write_address), 0) self.assertEqual((yield dut.write_address), 0)
self.assertEqual((yield dut.read_address), 0) self.assertEqual((yield dut.read_address), 0)
# ignore readable/writable
# write address # write address
yield dut.write.eq(1) yield dut.write.eq(1)
yield yield
@ -57,6 +57,18 @@ class TestFIFO(unittest.TestCase):
yield yield
self.assertEqual((yield dut.read_address), 24 % 16) self.assertEqual((yield dut.read_address), 24 % 16)
generators = [
main_generator(),
self.fifo_ctrl_flag_checker(dut, write_threshold=16, read_threshold=0),
]
run_simulation(dut, generators)
def test_fifo_ctrl_level_changes(self):
dut = _LiteDRAMFIFOCtrl(base=0, depth=16, read_threshold=0, write_threshold=16)
def main_generator():
self.assertEqual((yield dut.level), 0)
# level # level
def check_level_diff(write, read, diff): def check_level_diff(write, read, diff):
level = (yield dut.level) level = (yield dut.level)
@ -68,8 +80,11 @@ class TestFIFO(unittest.TestCase):
yield yield
self.assertEqual((yield dut.level), level + diff) self.assertEqual((yield dut.level), level + diff)
check_level_diff(write=1, read=0, diff=+1)
check_level_diff(write=1, read=0, diff=+1) check_level_diff(write=1, read=0, diff=+1)
check_level_diff(write=1, read=1, diff=+0) check_level_diff(write=1, read=1, diff=+0)
check_level_diff(write=1, read=1, diff=+0)
check_level_diff(write=0, read=1, diff=-1)
check_level_diff(write=0, read=1, diff=-1) check_level_diff(write=0, read=1, diff=-1)
generators = [ generators = [