Hardware
/
litedram
mirror of https://github.com/enjoy-digital/litedram.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

frontend/wishbone: Fix refactoring typos (thanks jfng).

This commit is contained in:
Florent Kermarrec 2021-04-28 17:55:18 +02:00
parent 981d5a077b
commit 6755c8438f
1 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
litedram/frontend/wishbone.py
View File

@ -56,7 +56,7 @@ class LiteDRAMWishbone2Native(Module):
) )
self.comb += [ self.comb += [
port.wdata.valid.eq(wishbone.stb & wishbone.we), port.wdata.valid.eq(wishbone.stb & wishbone.we),
If(ratio < 1, If(~fsm.ongoing("WRITE"), port.wdata.valid.eq(0))), If(ratio <= 1, If(~fsm.ongoing("WRITE"), port.wdata.valid.eq(0))),
port.wdata.data.eq(wishbone.dat_w), port.wdata.data.eq(wishbone.dat_w),
port.wdata.we.eq(wishbone.sel), port.wdata.we.eq(wishbone.sel),
] ]
@ -69,9 +69,9 @@ class LiteDRAMWishbone2Native(Module):
) )
self.comb += port.rdata.ready.eq(1) self.comb += port.rdata.ready.eq(1)
fsm.act("READ", fsm.act("READ",
NextValue(aborted, aborted | ~wishbone.cyc), NextValue(aborted, ~wishbone.cyc | aborted),
If(port.rdata.valid, If(port.rdata.valid,
wishbone.ack.eq(~aborted | wishbone.cyc), wishbone.ack.eq(wishbone.cyc & ~aborted),
wishbone.dat_r.eq(port.rdata.data), wishbone.dat_r.eq(port.rdata.data),
NextState("CMD") NextState("CMD")
) )