Hardware
/
litedram
mirror of https://github.com/enjoy-digital/litedram.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Merge pull request #115 from antmicro/ddr4-model 

phy/model: add burst_length value for ddr4 memories
This commit is contained in:
enjoy-digital 2020-01-28 14:48:00 +01:00 committed by GitHub
parent 6b91c1fa86 cd25106fc1
commit 72e65e697f
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
1 changed files with 1 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
litedram/phy/model.py
View File

@ -117,6 +117,7 @@ class SDRAMPHYModel(Module):
"LPDDR": 2, "LPDDR": 2,
"DDR2": 2, "DDR2": 2,
"DDR3": 2, "DDR3": 2,
"DDR4": 2,
}[settings.memtype] }[settings.memtype]
addressbits = module.geom_settings.addressbits addressbits = module.geom_settings.addressbits