Hardware
/
litedram
mirror of https://github.com/enjoy-digital/litedram.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

test/test_bist: remove vcd generation (only useful for debug)

This commit is contained in:
Florent Kermarrec 2019-07-23 21:46:03 +02:00
parent b4125fa50f
commit 7daf3551f6
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
test/test_bist.py
View File

@ -75,7 +75,7 @@ class TestBIST(unittest.TestCase):
# simulation # simulation
generators = [main_generator(dut)] generators = [main_generator(dut)]
run_simulation(dut, main_generator(dut), vcd_name="generator.vcd") run_simulation(dut, main_generator(dut))
self.assertEqual(self.errors, 0) self.assertEqual(self.errors, 0)
def test_bist(self): def test_bist(self):
@ -123,4 +123,4 @@ class TestBIST(unittest.TestCase):
mem.write_handler(dut.write_port), mem.write_handler(dut.write_port),
mem.read_handler(dut.read_port) mem.read_handler(dut.read_port)
] ]
run_simulation(dut, generators, vcd_name="bist.vcd") run_simulation(dut, generators)