Hardware
/
litedram
mirror of https://github.com/enjoy-digital/litedram.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

phy/usddrphy: fix DRC REQP-1665. 

When the ODELAYE3 ODELAYE3 DELAY_TYPE is FIXED, the RST pin should be GND.
This commit is contained in:
Florent Kermarrec 2018-12-19 11:37:06 +01:00
parent c275755473
commit 81fa19e58d
1 changed files with 4 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
litedram/phy/usddrphy.py
View File

@ -139,7 +139,7 @@ class USDDRPHY(Module, AutoCSR):
p_CASCADE="NONE", p_UPDATE_MODE="ASYNC", p_REFCLK_FREQUENCY=iodelay_clk_freq/1e6,
p_DELAY_FORMAT="TIME", p_DELAY_TYPE="FIXED", p_DELAY_VALUE=0,
i_CLK=ClockSignal(),
i_RST=ResetSignal(),
i_RST=0,
i_EN_VTC=1,
i_ODATAIN=clk_o_nodelay, o_DATAOUT=clk_o_delayed
),
@ -170,7 +170,7 @@ class USDDRPHY(Module, AutoCSR):
p_CASCADE="NONE", p_UPDATE_MODE="ASYNC", p_REFCLK_FREQUENCY=iodelay_clk_freq/1e6,
p_DELAY_FORMAT="TIME", p_DELAY_TYPE="FIXED", p_DELAY_VALUE=0,
i_CLK=ClockSignal(),
i_RST=ResetSignal(),
i_RST=0,
i_EN_VTC=1,
i_ODATAIN=a_o_nodelay, o_DATAOUT=pads.a[i]
)
@ -201,7 +201,7 @@ class USDDRPHY(Module, AutoCSR):
p_CASCADE="NONE", p_UPDATE_MODE="ASYNC", p_REFCLK_FREQUENCY=iodelay_clk_freq/1e6,
p_DELAY_FORMAT="TIME", p_DELAY_TYPE="FIXED", p_DELAY_VALUE=0,
i_CLK=ClockSignal(),
i_RST=ResetSignal(),
i_RST=0,
i_EN_VTC=1,
i_ODATAIN=ba_o_nodelay, o_DATAOUT=pads_ba[i]
)
@ -233,7 +233,7 @@ class USDDRPHY(Module, AutoCSR):
p_CASCADE="NONE", p_UPDATE_MODE="ASYNC", p_REFCLK_FREQUENCY=iodelay_clk_freq/1e6,
p_DELAY_FORMAT="TIME", p_DELAY_TYPE="FIXED", p_DELAY_VALUE=0,
i_CLK=ClockSignal(),
i_RST=ResetSignal(),
i_RST=0,
i_EN_VTC=1,
i_ODATAIN=x_o_nodelay, o_DATAOUT=getattr(pads, name)
)