Hardware/litedram
1
0
Fork 0
mirror of https://github.com/enjoy-digital/litedram.git synced 2025-01-04 09:52:25 -05:00
Code Issues Projects Releases Packages Wiki Activity

We wait an extra cycle for no reason

Browse source
This commit is contained in:
John Sully 2018-09-23 01:29:19 +02:00
parent c12404e00c
commit 8447d69326
1 changed files with 2 additions and 2 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

4
litedram/core/multiplexer.py
View file

@ -136,11 +136,11 @@ class tXXDController(Module):
# # #
if txxd is not None:
count = Signal(max=max(txxd+1, 2))
count = Signal(max=max(txxd, 2))
self.sync += \
If(valid,
count.eq(txxd),
If((txxd - 1) == 0,
If((txxd) == 0,
ready.eq(1)
).Else(
ready.eq(0)