Hardware/litedram
1
0
Fork 0
mirror of https://github.com/enjoy-digital/litedram.git synced 2025-01-04 09:52:25 -05:00
Code Issues Projects Releases Packages Wiki Activity

test/test_timing_controllers: add simple tFAWController tests

Browse source
This commit is contained in:
Florent Kermarrec 2019-07-23 15:58:26 +02:00
parent 3ae666d015
commit 8cf561d620
1 changed files with 36 additions and 1 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

37
test/test_timing_controllers.py
View file

@ -6,7 +6,7 @@ import random
from migen import * from migen import *
from litedram.common import tXXDController from litedram.common import tXXDController, tFAWController
def c2bool(c): def c2bool(c):
@ -77,3 +77,38 @@ class TestTimingControllers(unittest.TestCase):
def test_txxd_controller_random(self): def test_txxd_controller_random(self):
for i in range(2, 32): for i in range(2, 32):
self.txxd_controller_random_test(i, 512) self.txxd_controller_random_test(i, 512)
def tfaw_controller_test(self, txxd, valids, readys):
def generator(dut):
dut.errors = 0
for valid, ready in zip(valids, readys):
yield dut.valid.eq(c2bool(valid))
yield
if (yield dut.ready) != c2bool(ready):
dut.errors += 1
dut = tFAWController(txxd)
run_simulation(dut, [generator(dut)])
self.assertEqual(dut.errors, 0)
def test_tfaw_controller(self):
tfaw = 8
valids = "_----___________"
readys = "-----______-----"
self.tfaw_controller_test(tfaw, valids, readys)
tfaw = 8
valids = "_-_-_-_-________"
readys = "--------___-----"
self.tfaw_controller_test(tfaw, valids, readys)
tfaw = 8
valids = "_-_-___-_-______"
readys = "----------_-----"
self.tfaw_controller_test(tfaw, valids, readys)
tfaw = 8
valids = "_-_-____-_-______"
readys = "-----------------"
self.tfaw_controller_test(tfaw, valids, readys)