setup.py: add pyyaml to install_requires
This commit is contained in:
parent
eddd6e4eaf
commit
8dae0c0c7f
|
@ -6,7 +6,6 @@ install:
|
||||||
# Get Migen / LiteX / Cores
|
# Get Migen / LiteX / Cores
|
||||||
- wget https://raw.githubusercontent.com/enjoy-digital/litex/master/litex_setup.py
|
- wget https://raw.githubusercontent.com/enjoy-digital/litex/master/litex_setup.py
|
||||||
- python3 litex_setup.py init install
|
- python3 litex_setup.py init install
|
||||||
- python3 -m pip install pyyaml
|
|
||||||
|
|
||||||
before_script:
|
before_script:
|
||||||
# Get RISC-V toolchain
|
# Get RISC-V toolchain
|
||||||
|
|
1
setup.py
1
setup.py
|
@ -19,6 +19,7 @@ setup(
|
||||||
url="http://enjoy-digital.fr",
|
url="http://enjoy-digital.fr",
|
||||||
download_url="https://github.com/enjoy-digital/litedram",
|
download_url="https://github.com/enjoy-digital/litedram",
|
||||||
test_suite="test",
|
test_suite="test",
|
||||||
|
install_requires=['pyyaml'],
|
||||||
license="BSD",
|
license="BSD",
|
||||||
platforms=["Any"],
|
platforms=["Any"],
|
||||||
keywords="HDL ASIC FPGA hardware design",
|
keywords="HDL ASIC FPGA hardware design",
|
||||||
|
|
Loading…
Reference in New Issue