Hardware
/
litedram
mirror of https://github.com/enjoy-digital/litedram.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

test/bist_tb: adapt to new interface

This commit is contained in:
Florent Kermarrec 2016-05-23 13:27:29 +02:00
parent a016a820b5
commit 94d526a78c
1 changed files with 19 additions and 19 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

38
test/bist_tb.py
View File

@ -29,20 +29,20 @@ class DRAMMemory:
address = 0
pending = 0
while True:
yield dram_port.ready.eq(0)
yield dram_port.rdata_valid.eq(0)
yield dram_port.cmd.ready.eq(0)
yield dram_port.rdata.valid.eq(0)
if pending:
yield dram_port.rdata_valid.eq(1)
yield dram_port.rdata.eq(self.mem[address%self.depth])
yield dram_port.rdata.valid.eq(1)
yield dram_port.rdata.data.eq(self.mem[address%self.depth])
yield
yield dram_port.rdata_valid.eq(0)
yield dram_port.rdata.eq(0)
yield dram_port.rdata.valid.eq(0)
yield dram_port.rdata.data.eq(0)
pending = 0
elif (yield dram_port.valid):
pending = not (yield dram_port.we)
address = (yield dram_port.adr)
elif (yield dram_port.cmd.valid):
pending = not (yield dram_port.cmd.we)
address = (yield dram_port.cmd.adr)
yield
yield dram_port.ready.eq(1)
yield dram_port.cmd.ready.eq(1)
yield
@passive
@ -50,20 +50,20 @@ class DRAMMemory:
address = 0
pending = 0
while True:
yield dram_port.ready.eq(0)
yield dram_port.wdata_ready.eq(0)
yield dram_port.cmd.ready.eq(0)
yield dram_port.wdata.ready.eq(0)
if pending:
yield dram_port.wdata_ready.eq(1)
yield dram_port.wdata.ready.eq(1)
yield
self.mem[address%self.depth] = (yield dram_port.wdata) # TODO manage we
yield dram_port.wdata_ready.eq(0)
self.mem[address%self.depth] = (yield dram_port.wdata.data) # TODO manage we
yield dram_port.wdata.ready.eq(0)
yield
pending = 0
elif (yield dram_port.valid):
pending = yield dram_port.we
address = (yield dram_port.adr)
elif (yield dram_port.cmd.valid):
pending = yield dram_port.cmd.we
address = (yield dram_port.cmd.adr)
yield
yield dram_port.ready.eq(1)
yield dram_port.cmd.ready.eq(1)
yield