Hardware
/
litedram
mirror of https://github.com/enjoy-digital/litedram.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

test/bist_tb: cleanup and add error check

This commit is contained in:
Florent Kermarrec 2016-05-03 22:22:11 +02:00
parent 836a9d4f00
commit a40b0f760c
2 changed files with 10 additions and 14 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
litedram/common.py
View File

@ -73,7 +73,7 @@ class LiteDRAMInterface(Record):
class LiteDRAMPort(Record): class LiteDRAMPort(Record):
def __init__(self, aw, dw, cmd_buffer_depth, read_latency, write_latency): def __init__(self, aw, dw, cmd_buffer_depth=0, read_latency=0, write_latency=0):
self.aw = aw self.aw = aw
self.dw = dw self.dw = dw
self.cmd_buffer_depth = cmd_buffer_depth self.cmd_buffer_depth = cmd_buffer_depth

22
test/bist_tb.py
View File

@ -8,19 +8,12 @@ from litedram.frontend.bist import LiteDRAMBISTChecker
class TB(Module): class TB(Module):
def __init__(self): def __init__(self):
self.write_port = LiteDRAMPort(aw=32, self.write_port = LiteDRAMPort(aw=32, dw=32)
dw=32, self.read_port = LiteDRAMPort(aw=32, dw=32)
cmd_buffer_depth=1,
read_latency=1,
write_latency=1)
self.read_port = LiteDRAMPort(aw=32,
dw=32,
cmd_buffer_depth=1,
read_latency=1,
write_latency=1)
self.submodules.generator = LiteDRAMBISTGenerator(self.write_port) self.submodules.generator = LiteDRAMBISTGenerator(self.write_port)
self.submodules.checker = LiteDRAMBISTChecker(self.read_port) self.submodules.checker = LiteDRAMBISTChecker(self.read_port)
class DRAMMemory: class DRAMMemory:
def __init__(self, width, depth, init=[]): def __init__(self, width, depth, init=[]):
self.width = width self.width = width
@ -79,7 +72,7 @@ def main_generator(dut):
yield yield
# write # write
yield dut.generator.base.storage.eq(16) yield dut.generator.base.storage.eq(16)
yield dut.generator.length.storage.eq(16) yield dut.generator.length.storage.eq(64)
yield yield
yield dut.generator.shoot.re.eq(1) yield dut.generator.shoot.re.eq(1)
yield yield
@ -89,7 +82,7 @@ def main_generator(dut):
yield yield
# read # read
yield dut.checker.base.storage.eq(16) yield dut.checker.base.storage.eq(16)
yield dut.checker.length.storage.eq(16) yield dut.checker.length.storage.eq(64)
yield yield
yield dut.checker.shoot.re.eq(1) yield dut.checker.shoot.re.eq(1)
yield yield
@ -97,10 +90,13 @@ def main_generator(dut):
yield yield
while((yield dut.checker.done.status) == 0): while((yield dut.checker.done.status) == 0):
yield yield
# check
print("errors {:d}".format((yield dut.checker.error_count.status)))
yield
if __name__ == "__main__": if __name__ == "__main__":
tb = TB() tb = TB()
mem = DRAMMemory(32, 1024) mem = DRAMMemory(32, 128)
generators = { generators = {
"sys" : [main_generator(tb), "sys" : [main_generator(tb),
mem.write_generator(tb.write_port), mem.write_generator(tb.write_port),