Hardware
/
litedram
mirror of https://github.com/enjoy-digital/litedram.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Allow specifying builder arguments for standalone generator 

This is mostly copied over from liteeth.
This commit is contained in:
Xiretza 2020-03-17 20:02:18 +01:00
parent 4cfbc71fc2
commit ab4ce5d1af
No known key found for this signature in database
GPG Key ID: E51A6C6A1EB378ED
1 changed files with 11 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

14
litedram/gen.py
View File

@ -542,6 +542,8 @@ class LiteDRAMCore(SoCSDRAM):
def main(): def main():
parser = argparse.ArgumentParser(description="LiteDRAM standalone core generator") parser = argparse.ArgumentParser(description="LiteDRAM standalone core generator")
builder_args(parser)
parser.set_defaults(output_dir="build")
parser.add_argument("config", help="YAML config file") parser.add_argument("config", help="YAML config file")
args = parser.parse_args() args = parser.parse_args()
core_config = yaml.load(open(args.config).read(), Loader=yaml.Loader) core_config = yaml.load(open(args.config).read(), Loader=yaml.Loader)
@ -567,8 +569,11 @@ def main():
else: else:
raise ValueError("Unsupported SDRAM PHY: {}".format(core_config["sdram_phy"])) raise ValueError("Unsupported SDRAM PHY: {}".format(core_config["sdram_phy"]))
builder_arguments = builder_argdict(args)
builder_arguments["compile_gateware"] = False
soc = LiteDRAMCore(platform, core_config, integrated_rom_size=0x6000, integrated_sram_size=0x1000) soc = LiteDRAMCore(platform, core_config, integrated_rom_size=0x6000, integrated_sram_size=0x1000)
builder = Builder(soc, output_dir="build", compile_gateware=False) builder = Builder(soc, **builder_arguments)
vns = builder.build(build_name="litedram_core", regular_comb=False) vns = builder.build(build_name="litedram_core", regular_comb=False)
# Prepare core (could be improved) # Prepare core (could be improved)
@ -586,8 +591,11 @@ def main():
if soc.cpu_type is not None: if soc.cpu_type is not None:
init_filename = "mem.init" init_filename = "mem.init"
os.system("mv build/gateware/{} build/gateware/litedram_core.init".format(init_filename)) os.system("mv {} {}".format(
replace_in_file("build/gateware/litedram_core.v", init_filename, "litedram_core.init") os.path.join(builder.gateware_dir, init_filename),
os.path.join(builder.gateware_dir, "litedram_core.init"),
))
replace_in_file(os.path.join(builder.gateware_dir, "litedram_core.v"), init_filename, "litedram_core.init")
if __name__ == "__main__": if __name__ == "__main__":
main() main()