Hardware
/
litedram
mirror of https://github.com/enjoy-digital/litedram.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

test/reference: update init headers

This commit is contained in:
Florent Kermarrec 2019-11-15 19:45:39 +01:00
parent 3fa4397224
commit ac4b339a6f
3 changed files with 12 additions and 12 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
test/reference/ddr3_init.h
View File

@ -39,15 +39,15 @@ __attribute__((unused)) static void command_p3(int cmd)
#define DFII_PIX_DATA_SIZE CSR_SDRAM_DFII_PI0_WRDATA_SIZE #define DFII_PIX_DATA_SIZE CSR_SDRAM_DFII_PI0_WRDATA_SIZE
const unsigned long sdram_dfii_pix_wrdata_addr[4] = { const unsigned long sdram_dfii_pix_wrdata_addr[DFII_NPHASES] = {
CSR_SDRAM_DFII_PI0_WRDATA_ADDR, CSR_SDRAM_DFII_PI0_WRDATA_ADDR,
CSR_SDRAM_DFII_PI1_WRDATA_ADDR, CSR_SDRAM_DFII_PI1_WRDATA_ADDR,
CSR_SDRAM_DFII_PI2_WRDATA_ADDR, CSR_SDRAM_DFII_PI2_WRDATA_ADDR,
CSR_SDRAM_DFII_PI3_WRDATA_ADDR CSR_SDRAM_DFII_PI3_WRDATA_ADDR
}; };
const unsigned long sdram_dfii_pix_rddata_addr[4] = { const unsigned long sdram_dfii_pix_rddata_addr[DFII_NPHASES] = {
CSR_SDRAM_DFII_PI0_RDDATA_ADDR, CSR_SDRAM_DFII_PI0_RDDATA_ADDR,
CSR_SDRAM_DFII_PI1_RDDATA_ADDR, CSR_SDRAM_DFII_PI1_RDDATA_ADDR,
CSR_SDRAM_DFII_PI2_RDDATA_ADDR, CSR_SDRAM_DFII_PI2_RDDATA_ADDR,
CSR_SDRAM_DFII_PI3_RDDATA_ADDR CSR_SDRAM_DFII_PI3_RDDATA_ADDR

8
test/reference/ddr4_init.h
View File

@ -39,15 +39,15 @@ __attribute__((unused)) static void command_p3(int cmd)
#define DFII_PIX_DATA_SIZE CSR_SDRAM_DFII_PI0_WRDATA_SIZE #define DFII_PIX_DATA_SIZE CSR_SDRAM_DFII_PI0_WRDATA_SIZE
const unsigned long sdram_dfii_pix_wrdata_addr[4] = { const unsigned long sdram_dfii_pix_wrdata_addr[DFII_NPHASES] = {
CSR_SDRAM_DFII_PI0_WRDATA_ADDR, CSR_SDRAM_DFII_PI0_WRDATA_ADDR,
CSR_SDRAM_DFII_PI1_WRDATA_ADDR, CSR_SDRAM_DFII_PI1_WRDATA_ADDR,
CSR_SDRAM_DFII_PI2_WRDATA_ADDR, CSR_SDRAM_DFII_PI2_WRDATA_ADDR,
CSR_SDRAM_DFII_PI3_WRDATA_ADDR CSR_SDRAM_DFII_PI3_WRDATA_ADDR
}; };
const unsigned long sdram_dfii_pix_rddata_addr[4] = { const unsigned long sdram_dfii_pix_rddata_addr[DFII_NPHASES] = {
CSR_SDRAM_DFII_PI0_RDDATA_ADDR, CSR_SDRAM_DFII_PI0_RDDATA_ADDR,
CSR_SDRAM_DFII_PI1_RDDATA_ADDR, CSR_SDRAM_DFII_PI1_RDDATA_ADDR,
CSR_SDRAM_DFII_PI2_RDDATA_ADDR, CSR_SDRAM_DFII_PI2_RDDATA_ADDR,
CSR_SDRAM_DFII_PI3_RDDATA_ADDR CSR_SDRAM_DFII_PI3_RDDATA_ADDR

8
test/reference/sdr_init.h
View File

@ -24,12 +24,12 @@ __attribute__((unused)) static void command_p0(int cmd)
#define DFII_PIX_DATA_SIZE CSR_SDRAM_DFII_PI0_WRDATA_SIZE #define DFII_PIX_DATA_SIZE CSR_SDRAM_DFII_PI0_WRDATA_SIZE
const unsigned long sdram_dfii_pix_wrdata_addr[1] = { const unsigned long sdram_dfii_pix_wrdata_addr[DFII_NPHASES] = {
CSR_SDRAM_DFII_PI0_WRDATA_ADDR CSR_SDRAM_DFII_PI0_WRDATA_ADDR
}; };
const unsigned long sdram_dfii_pix_rddata_addr[1] = { const unsigned long sdram_dfii_pix_rddata_addr[DFII_NPHASES] = {
CSR_SDRAM_DFII_PI0_RDDATA_ADDR CSR_SDRAM_DFII_PI0_RDDATA_ADDR
}; };
static void init_sequence(void) static void init_sequence(void)