Hardware
/
litedram
mirror of https://github.com/enjoy-digital/litedram.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

test/test_init: use max_sdram_size of 1GB

This commit is contained in:
Florent Kermarrec 2020-01-24 10:46:29 +01:00
parent dc16d971ad
commit bb1b431184
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
test/test_init.py
View File

@ -36,7 +36,7 @@ class TestInit(unittest.TestCase):
def test_ddr4(self): def test_ddr4(self):
from litex.boards.targets.kcu105 import BaseSoC from litex.boards.targets.kcu105 import BaseSoC
soc = BaseSoC() soc = BaseSoC(max_sdram_size=0x4000000)
c_header = get_sdram_phy_c_header(soc.sdram.controller.settings.phy, soc.sdram.controller.settings.timing) c_header = get_sdram_phy_c_header(soc.sdram.controller.settings.phy, soc.sdram.controller.settings.timing)
py_header = get_sdram_phy_py_header(soc.sdram.controller.settings.phy, soc.sdram.controller.settings.timing) py_header = get_sdram_phy_py_header(soc.sdram.controller.settings.phy, soc.sdram.controller.settings.timing)
self.assertEqual(compare_with_reference(c_header, "ddr4_init.h"), True) self.assertEqual(compare_with_reference(c_header, "ddr4_init.h"), True)