Hardware
/
litedram
mirror of https://github.com/enjoy-digital/litedram.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

remove debug prints

This commit is contained in:
2018-08-03 15:24:08 -04:00
parent 2fa2a6d9f2
commit bfa1d6aa7e
1 changed files with 0 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
litedram/frontend/crossbar.py
View File

@ -158,13 +158,11 @@ class LiteDRAMCrossbar(Module):
def split_master_addresses(self, bank_bits, rca_bits, cba_shift): def split_master_addresses(self, bank_bits, rca_bits, cba_shift):
m_ba = [] # bank address m_ba = [] # bank address
m_rca = [] # row and column address m_rca = [] # row and column address
print("cba_shift: " + str(cba_shift))
for master in self.masters: for master in self.masters:
cba = Signal(self.bank_bits) cba = Signal(self.bank_bits)
rca = Signal(self.rca_bits) rca = Signal(self.rca_bits)
cba_upper = cba_shift + bank_bits cba_upper = cba_shift + bank_bits
self.comb += cba.eq(master.cmd.adr[cba_shift:cba_upper]) self.comb += cba.eq(master.cmd.adr[cba_shift:cba_upper])
print("cba_shift: " + str(cba_shift) + " cba_upper: " + str(cba_upper))
if cba_shift < self.rca_bits: if cba_shift < self.rca_bits:
if cba_shift: if cba_shift:
self.comb += rca.eq(Cat(master.cmd.adr[:cba_shift], self.comb += rca.eq(Cat(master.cmd.adr[:cba_shift],