Hardware
/
litedram
mirror of https://github.com/enjoy-digital/litedram.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Merge pull request #77 from daveshah1/ecp5_75MHz 

ecp5ddrphy: Shift read position forwards to fix higher frequencies
This commit is contained in:
enjoy-digital 2019-03-02 22:34:12 +01:00 committed by GitHub
parent 6715c1bd45 fa26dcdcb0
commit cec35f3efd
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
litedram/phy/ecp5ddrphy.py
View File

@ -499,7 +499,7 @@ class ECP5DDRPHY(Module, AutoCSR):
rddata_en = n_rddata_en rddata_en = n_rddata_en
self.sync += [phase.rddata_valid.eq(rddata_en) self.sync += [phase.rddata_valid.eq(rddata_en)
for phase in self.dfi.phases] for phase in self.dfi.phases]
self.comb += dqs_read.eq(rddata_ens[cl_sys_latency] | rddata_ens[cl_sys_latency+1]) self.comb += dqs_read.eq(rddata_ens[cl_sys_latency+1] | rddata_ens[cl_sys_latency+2])
oe = Signal() oe = Signal()
last_wrdata_en = Signal(cwl_sys_latency+3) last_wrdata_en = Signal(cwl_sys_latency+3)
wrphase = self.dfi.phases[self.settings.wrphase] wrphase = self.dfi.phases[self.settings.wrphase]