Hardware/litedram
1
0
Fork 0
mirror of https://github.com/enjoy-digital/litedram.git synced 2025-01-04 09:52:25 -05:00
Code Issues Projects Releases Packages Wiki Activity

test/test_axi: reduce rand_level on writes

Browse source
This commit is contained in:
Florent Kermarrec 2018-12-05 11:44:38 +01:00
parent 282b60e94c
commit d6350d9fec
1 changed files with 4 additions and 4 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

8
test/test_axi.py
View file

@ -310,10 +310,10 @@ class TestAXI(unittest.TestCase):
simultaneous_writes_reads=True,
id_rand_enable=True,
len_rand_enable=True,
aw_valid_rand_level=90,
w_ready_rand_level=90,
b_ready_rand_level=90,
w_valid_rand_level=90,
aw_valid_rand_level=50,
w_ready_rand_level=50,
b_ready_rand_level=50,
w_valid_rand_level=50,
ar_valid_rand_level=90,
r_valid_rand_level=90,
r_ready_rand_level=90