Hardware
/
litedram
mirror of https://github.com/enjoy-digital/litedram.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

frontend/axi: expose w_buffer/r_buffer (can be useful for debug)

This commit is contained in:
Florent Kermarrec 2018-11-30 11:59:22 +01:00
parent 7f5d749c6b
commit da65a804be
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
litedram/frontend/axi.py
View File

@ -158,7 +158,7 @@ class LiteDRAMAXI2NativeW(Module):
# Write Buffer # Write Buffer
w_buffer = stream.SyncFIFO(w_description(axi.data_width), buffer_depth) w_buffer = stream.SyncFIFO(w_description(axi.data_width), buffer_depth)
self.submodules += w_buffer self.submodules.w_buffer = w_buffer
# Write ID Buffer & Response # Write ID Buffer & Response
id_buffer = stream.SyncFIFO([("id", axi.id_width)], buffer_depth) id_buffer = stream.SyncFIFO([("id", axi.id_width)], buffer_depth)
@ -222,7 +222,7 @@ class LiteDRAMAXI2NativeR(Module):
# Read buffer # Read buffer
r_buffer = stream.SyncFIFO(r_description(axi.data_width, axi.id_width), buffer_depth) r_buffer = stream.SyncFIFO(r_description(axi.data_width, axi.id_width), buffer_depth)
self.submodules += r_buffer self.submodules.r_buffer = r_buffer
# Read Buffer reservation # Read Buffer reservation
# - Incremented when data is planned to be queued # - Incremented when data is planned to be queued