Hardware
/
litedram
mirror of https://github.com/enjoy-digital/litedram.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

test/test_init: Update.

This commit is contained in:
Florent Kermarrec 2022-05-10 10:38:55 +02:00
parent 85e4c995d8
commit e662fadf8a
1 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
test/test_init.py
View File

@ -27,7 +27,7 @@ def update_c_reference(content, filename):
class TestInit(unittest.TestCase): class TestInit(unittest.TestCase):
def test_sdr(self): def test_sdr(self):
from litex_boards.targets.minispartan6 import BaseSoC from litex_boards.targets.scarabhardware_minispartan6 import BaseSoC
soc = BaseSoC() soc = BaseSoC()
c_header = get_sdram_phy_c_header(soc.sdram.controller.settings.phy, soc.sdram.controller.settings.timing) c_header = get_sdram_phy_c_header(soc.sdram.controller.settings.phy, soc.sdram.controller.settings.timing)
py_header = get_sdram_phy_py_header(soc.sdram.controller.settings.phy, soc.sdram.controller.settings.timing) py_header = get_sdram_phy_py_header(soc.sdram.controller.settings.phy, soc.sdram.controller.settings.timing)
@ -36,7 +36,7 @@ class TestInit(unittest.TestCase):
compare_with_reference(self, py_header, "sdr_init.py") compare_with_reference(self, py_header, "sdr_init.py")
def test_ddr3(self): def test_ddr3(self):
from litex_boards.targets.kc705 import BaseSoC from litex_boards.targets.xilinx_kc705 import BaseSoC
soc = BaseSoC() soc = BaseSoC()
c_header = get_sdram_phy_c_header(soc.sdram.controller.settings.phy, soc.sdram.controller.settings.timing) c_header = get_sdram_phy_c_header(soc.sdram.controller.settings.phy, soc.sdram.controller.settings.timing)
py_header = get_sdram_phy_py_header(soc.sdram.controller.settings.phy, soc.sdram.controller.settings.timing) py_header = get_sdram_phy_py_header(soc.sdram.controller.settings.phy, soc.sdram.controller.settings.timing)
@ -45,7 +45,7 @@ class TestInit(unittest.TestCase):
compare_with_reference(self, py_header, "ddr3_init.py") compare_with_reference(self, py_header, "ddr3_init.py")
def test_ddr4(self): def test_ddr4(self):
from litex_boards.targets.kcu105 import BaseSoC from litex_boards.targets.xilinx_kcu105 import BaseSoC
soc = BaseSoC(max_sdram_size=0x4000000) soc = BaseSoC(max_sdram_size=0x4000000)
c_header = get_sdram_phy_c_header(soc.sdram.controller.settings.phy, soc.sdram.controller.settings.timing) c_header = get_sdram_phy_c_header(soc.sdram.controller.settings.phy, soc.sdram.controller.settings.timing)
py_header = get_sdram_phy_py_header(soc.sdram.controller.settings.phy, soc.sdram.controller.settings.timing) py_header = get_sdram_phy_py_header(soc.sdram.controller.settings.phy, soc.sdram.controller.settings.timing)