Hardware/litedram
1
0
Fork 0
mirror of https://github.com/enjoy-digital/litedram.git synced 2025-01-04 09:52:25 -05:00
Code Issues Projects Releases Packages Wiki Activity

frontend/axi: use buffered SyncFIFO on datapath (reduce resource usage)

Browse source
This commit is contained in:
Florent Kermarrec 2018-12-18 10:57:05 +01:00
parent da6fc8c39b
commit e91366cd31
1 changed files with 2 additions and 2 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

4
litedram/frontend/axi.py
View file

@ -158,7 +158,7 @@ class LiteDRAMAXI2NativeW(Module):
self.submodules.aw_burst2beat = aw_burst2beat self.submodules.aw_burst2beat = aw_burst2beat
# Write Buffer # Write Buffer
w_buffer = stream.SyncFIFO(w_description(axi.data_width), buffer_depth) w_buffer = stream.SyncFIFO(w_description(axi.data_width), buffer_depth, buffered=True)
self.submodules.w_buffer = w_buffer self.submodules.w_buffer = w_buffer
# Write ID Buffer & Response # Write ID Buffer & Response
@ -225,7 +225,7 @@ class LiteDRAMAXI2NativeR(Module):
self.submodules.ar_burst2beat = ar_burst2beat self.submodules.ar_burst2beat = ar_burst2beat
# Read buffer # Read buffer
r_buffer = stream.SyncFIFO(r_description(axi.data_width, axi.id_width), buffer_depth) r_buffer = stream.SyncFIFO(r_description(axi.data_width, axi.id_width), buffer_depth, buffered=True)
self.submodules.r_buffer = r_buffer self.submodules.r_buffer = r_buffer
# Read Buffer reservation # Read Buffer reservation