Hardware
/
litedram
mirror of https://github.com/enjoy-digital/litedram.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

core/controller: use fixed burst_length for each memtype (even in 1:2, use BL8 for DDR3 since BL4 is not efficient)

This commit is contained in:
Florent Kermarrec 2018-07-16 18:39:59 +02:00
parent eee89d4035
commit f4ad65e3c4
1 changed files with 8 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

13
litedram/core/controller.py
View File

@ -26,11 +26,14 @@ class LiteDRAMController(Module):
self.settings.geom = geom_settings self.settings.geom = geom_settings
self.settings.timing = timing_settings self.settings.timing = timing_settings
if settings.phy.memtype in ["SDR"]: burst_lengths = {
burst_length = phy_settings.nphases*1 # command multiplication*SDR "SDR": 1,
elif phy_settings.memtype in ["DDR", "LPDDR", "DDR2", "DDR3"]: "DDR": 4,
burst_length = phy_settings.nphases*2 # command multiplication*DDR "LPDDR": 4,
address_align = log2_int(burst_length) "DDR2": 4,
"DDR3": 8
}
address_align = log2_int(burst_lengths[phy_settings.memtype])
self.dfi = dfi.Interface(geom_settings.addressbits, self.dfi = dfi.Interface(geom_settings.addressbits,
geom_settings.bankbits, geom_settings.bankbits,