Hardware
/
litedram
mirror of https://github.com/enjoy-digital/litedram.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

phy/mode: Switch litedram.common imports to * to also import get_default_cl_cwl/get_sys_latency.

This commit is contained in:
Florent Kermarrec 2021-07-09 18:52:34 +02:00
parent 5a4ed3d204
commit fd8d6f8334
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
litedram/phy/model.py
View File

@ -11,7 +11,7 @@
from migen import * from migen import *
from litedram.common import burst_lengths, PhySettings from litedram.common import *
from litedram.phy.dfi import * from litedram.phy.dfi import *
from litedram.modules import _speedgrade_timings, _technology_timings from litedram.modules import _speedgrade_timings, _technology_timings