Hardware
/
litedram
mirror of https://github.com/enjoy-digital/litedram.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
litedram/examples
History
Florent Kermarrec e0e204a514 litedram_gen: Add FIFO Mode to UART (and rename serial IOs to uart). 
It's more interesting in some design to access the UART through a FIFO like
interface than through RS232.
 		2021-09-16 17:01:00 +02:00
..
arty.yml litedram_gen: Add FIFO Mode to UART (and rename serial IOs to uart). 2021-09-16 17:01:00 +02:00
genesys2.yml litedram_gen: Add FIFO Mode to UART (and rename serial IOs to uart). 2021-09-16 17:01:00 +02:00
kcu105.yml litedram_gen: Add FIFO Mode to UART (and rename serial IOs to uart). 2021-09-16 17:01:00 +02:00
nexys4ddr.yml litedram_gen: Add FIFO Mode to UART (and rename serial IOs to uart). 2021-09-16 17:01:00 +02:00
ulx3s.yml litedram_gen: Add FIFO Mode to UART (and rename serial IOs to uart). 2021-09-16 17:01:00 +02:00
versa_ecp5.yml litedram_gen: Add FIFO Mode to UART (and rename serial IOs to uart). 2021-09-16 17:01:00 +02:00
xcu1525.yml litedram_gen: Add FIFO Mode to UART (and rename serial IOs to uart). 2021-09-16 17:01:00 +02:00