fe478382e1
The logic overhead is minimal and it makes things easier with more flexibility: - since the main Bus is arbitrated, CPU and Bus Slave can coexist. - integration is easier in LiteX. - bridging to APB/AXI is easier. |
||
---|---|---|
.. | ||
arty.yml | ||
genesys2.yml | ||
nexys4ddr.yml | ||
versa_ecp5.yml |