2015-09-07 07:28:02 -04:00
|
|
|
from misoclib.tools.litescope.common import *
|
|
|
|
|
from misoclib.tools.litescope.frontend.la import LiteScopeLA
|
|
|
|
|
from misoclib.tools.litescope.core.port import LiteScopeTerm
|
|
|
|
|
|
2015-09-08 03:50:45 -04:00
|
|
|
from liteeth.common import *
|
2015-09-07 07:28:02 -04:00
|
|
|
|
|
|
|
|
from targets.base import BaseSoC
|
2015-09-08 03:50:45 -04:00
|
|
|
from liteeth.frontend.etherbone import LiteEthEtherbone
|
2015-09-07 07:28:02 -04:00
|
|
|
|
|
|
|
|
|
|
|
|
|
class EtherboneSoC(BaseSoC):
|
|
|
|
|
default_platform = "kc705"
|
|
|
|
|
def __init__(self, platform):
|
|
|
|
|
BaseSoC.__init__(self, platform,
|
|
|
|
|
mac_address=0x10e2d5000000,
|
|
|
|
|
ip_address="192.168.0.42")
|
|
|
|
|
self.submodules.etherbone = LiteEthEtherbone(self.core.udp, 20000)
|
|
|
|
|
self.add_wb_master(self.etherbone.master.bus)
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
class EtherboneSoCDevel(EtherboneSoC):
|
|
|
|
|
csr_map = {
|
|
|
|
|
"la": 20
|
|
|
|
|
}
|
|
|
|
|
csr_map.update(EtherboneSoC.csr_map)
|
|
|
|
|
def __init__(self, platform):
|
|
|
|
|
EtherboneSoC.__init__(self, platform)
|
|
|
|
|
debug = (
|
|
|
|
|
# mmap stream from HOST
|
|
|
|
|
self.etherbone.master.sink.stb,
|
|
|
|
|
self.etherbone.master.sink.sop,
|
|
|
|
|
self.etherbone.master.sink.eop,
|
|
|
|
|
self.etherbone.master.sink.ack,
|
|
|
|
|
self.etherbone.master.sink.we,
|
|
|
|
|
self.etherbone.master.sink.count,
|
|
|
|
|
self.etherbone.master.sink.base_addr,
|
|
|
|
|
self.etherbone.master.sink.be,
|
|
|
|
|
self.etherbone.master.sink.addr,
|
|
|
|
|
self.etherbone.master.sink.data,
|
|
|
|
|
|
|
|
|
|
# mmap stream to HOST
|
|
|
|
|
self.etherbone.master.source.stb,
|
|
|
|
|
self.etherbone.master.source.sop,
|
|
|
|
|
self.etherbone.master.source.eop,
|
|
|
|
|
self.etherbone.master.source.ack,
|
|
|
|
|
self.etherbone.master.source.we,
|
|
|
|
|
self.etherbone.master.source.count,
|
|
|
|
|
self.etherbone.master.source.base_addr,
|
|
|
|
|
self.etherbone.master.source.be,
|
|
|
|
|
self.etherbone.master.source.addr,
|
|
|
|
|
self.etherbone.master.source.data,
|
|
|
|
|
|
|
|
|
|
# etherbone wishbone master
|
|
|
|
|
self.etherbone.master.bus.dat_w,
|
|
|
|
|
self.etherbone.master.bus.dat_r,
|
|
|
|
|
self.etherbone.master.bus.adr,
|
|
|
|
|
self.etherbone.master.bus.sel,
|
|
|
|
|
self.etherbone.master.bus.cyc,
|
|
|
|
|
self.etherbone.master.bus.stb,
|
|
|
|
|
self.etherbone.master.bus.ack,
|
|
|
|
|
self.etherbone.master.bus.we,
|
|
|
|
|
self.etherbone.master.bus.cti,
|
|
|
|
|
self.etherbone.master.bus.bte,
|
|
|
|
|
self.etherbone.master.bus.err
|
|
|
|
|
)
|
|
|
|
|
self.submodules.la = LiteScopeLA(debug, 4096)
|
|
|
|
|
self.la.trigger.add_port(LiteScopeTerm(self.la.dw))
|
|
|
|
|
|
|
|
|
|
def do_exit(self, vns):
|
|
|
|
|
self.la.export(vns, "test/la.csv")
|
|
|
|
|
|
|
|
|
|
default_subtarget = EtherboneSoC
|
